For the Inventor, By the Inventor

Enter inventor name

Kaoshiong, Taiwan

Wang-Jin Chen

USPTO Granted Patents = 4

Average Co-Inventor Count = 3.0

ph-index = 3

Forward Citations = 39(Granted Patents)

Location History:

Kaohsiung, TW (2005)
Kaoshiong, TW (2007)
Kaohsiung County, TW (2008)

Company Filing History:

Faraday Technology Corporation

Years Active: 2005-2008

Loading Chart...

4 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 7394272 - Built-in self test for system in package (2008-07-01),

2. 7165232 - I/O circuit placement method and semiconductor device (2007-01-16),

3. 6978411 - Memory test system for peak power reduction (2005-12-20),

4. 6895540 - Mux scan cell with delay circuit for reducing hold-time violations (2005-05-17),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…