Vinod Bussa

This inventor holds 13 USPTO granted patents, primarily in Processor Design Verification. Top assignee: International Business Machines Corporation. Active years: 2010-2023.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Vinod Bussa. Retrieved from https://idiyas.com/inventor/vinod-bussa

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

USPTO Granted Patents = 13

% Patents Active = 53.8

Average Co-Inventor Count = 3.8

ph-index = 3

Forward Citations = 50(Granted Patents)

Location History:

Hi-tech, IN (2010 - 2011)
Hi-tech city, IN (2011)
Hyderabad, IN (2017 - 2023)

Company Filing History:

13 out of 166,483

International Business Machines Corporation

patents

Years Active: 2010-2023

Loading Chart...

Areas of Expertise:

FPGA

Interrupt Migration

Interrupt Virtualization

Address Translation Cache

Transactional Memory

Cache Congruence Classes

Test Case Generation

Processor Design

Timing Scenarios

Diagnostics

13 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 11604757 - Processing data in memory using an FPGA (2023-03-14),

2. 11513983 - Interrupt migration (2022-11-29),

3. 11188369 - Interrupt virtualization (2021-11-30),

4. 10261917 - Identifying stale entries in address translation cache (2019-04-16),

5. 10169181 - Efficient validation of transactional memory in a computer processor (2019-01-01),

6. 9892060 - Identifying stale entries in address translation cache (2018-02-13),

7. 9720845 - Identifying stale entries in address translation cache (2017-08-01),

8. 9697138 - Identifying stale entries in address translation cache (2017-07-04),

9. 9594680 - Identifying stale entries in address translation cache (2017-03-14),

10. 8019566 - System and method for efficiently testing cache congruence classes during processor design verification and validation (2011-09-13),

11. 7966521 - Light weight and high throughput test case generation methodology for testing cache/TLB intervention and diagnostics (2011-06-21),

12. 7669083 - System and method for re-shuffling test case instruction orders for processor design verification and validation (2010-02-23),

13. 7647539 - System and method of testing using test pattern re-execution in varying timing scenarios for processor design verification and validation (2010-01-12),

Title: Vinod Bussa: Innovator in Data Processing Technologies

Introduction

Vinod Bussa is a prominent inventor based in Hyderabad, Telangana, India. He has made significant contributions to the field of data processing, holding a total of 13 patents. His work primarily focuses on enhancing the efficiency of data handling through innovative technologies.

Latest Patents

Among his latest patents is a groundbreaking method for processing data in memory using a field programmable gate array (FPGA). This invention involves reading a first portion of a data set to a burst block with a specific data format, transforming a sub-portion of that data, and processing it to yield a first results set. The results are then transformed back to the original data format and written to the burst block. Another notable patent addresses interrupt migration, presenting various apparatuses, methods, program products, and systems for managing interrupt migration in connection with the migration of a logical partition.

Career Highlights

Vinod Bussa is currently employed at International Business Machines Corporation, commonly known as IBM. His role at IBM allows him to work on cutting-edge technologies and contribute to advancements in data processing.

Collaborations

He collaborates with talented coworkers such as Manoj Dusanapudi and Shakti Kapoor, who share his passion for innovation and technology.

Conclusion

Vinod Bussa's contributions to data processing technologies through his patents and work at IBM highlight his role as a key innovator in the field. His inventions continue to influence the way data is processed and managed in modern computing.

Profile summary based on public USPTO records.

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]