logo

For the Inventor, By the Inventor

Ottawa, Canada

Valerie L Lines

This inventor holds 42 USPTO granted patents, plus 1 CIPO patent and 1 EPO patent, primarily in Dynamic Memory Design. Top assignees: Mosaid Technologies Corporation, Mosaid, Inc., Conversant Intellectual Property Management Incorporated. Active years: 1993-2015.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Valerie L Lines. Retrieved from https://idiyas.com/inventor/valerie-l-lines

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 42

% Patents Active = 66.7



Average Co-Inventor Count = 1.8

ph-index = 12

Forward Citations = 531(Granted Patents)


Company Filing History:

goldMedal36 out of 690 
 
Mosaid Technologies Corporation
 patents
silverMedal3 out of 12 
 
Mosaid, Inc.
 patents
bronzeMedal1 out of 207 
 
Conversant Intellectual Property Management Incorporated
 patents
4. 1 out of 1 
 
Mosaid Technologies Incorporated Kanata
 patent
5. 1 out of 4,980 
 
Oki Electric Industry Co., Ltd.
 patents
6. 1 out of 834,570 
Other
 patents
where one patent can have more than one assignee

Years Active: 1993-2015

Loading Chart...
Loading Chart...
Loading Chart...
Areas of Expertise:
Pre-charge Voltage Generation
Dynamic Memory Architecture
Voltage Level Shifter
Matchline Sense Circuit
Priority Encoder Circuit
DRAM Boosted Voltage Supply
Bitline Precharge
High Voltage Charge Pump
Content Addressable Memory
Bi-directional Data Bus
Dynamic Random Access Memory
Voltage Regulation
42 patents (USPTO):Explore Patents
1. 9196319 - Pre-charge voltage generation and power saving modes (2015-11-24),
2. 8699288 - Pre-charge voltage generation and power saving modes (2014-04-15),
3. 8279685 - Pre-charge voltage generation and power saving modes (2012-10-02),
4. 8149634 - Low power memory architecture (2012-04-03),
5. 8023314 - Dynamic memory word line driver scheme (2011-09-20),
6. 7903477 - Pre-charge voltage generation and power saving modes (2011-03-08),
7. 7555659 - Low power memory architecture (2009-06-30),
8. 7541837 - Voltage level shifter circuit (2009-06-02),
9. 7535749 - Dynamic memory word line driver scheme (2009-05-19),
10. 7382638 - Matchline sense circuit and method (2008-06-03),
11. 7312636 - Voltage level shifter circuit (2007-12-25),
12. 7251148 - Matchline sense circuit and method (2007-07-31),
13. 7043601 - Priority encoder circuit and method (2006-05-09),
14. 7038937 - Dynamic memory word line driver scheme (2006-05-02),
15. 6987682 - Matchline sense circuit and method (2006-01-17),

Title: The Innovative Journey of Valerie L Lines

Introduction: Valerie L Lines, a pioneering inventor hailing from Ottawa, Canada, has made significant contributions to the world of innovations with her groundbreaking ideas and inventions.

Latest Patents: Valerie L Lines holds several patents in various fields, including technology, healthcare, and environmental sustainability. Her most recent patents focus on renewable energy solutions and smart home technologies.

Career Highlights: With a career spanning over two decades, Valerie has established herself as a leading figure in the innovation industry. Her work has been recognized globally, earning her prestigious awards for her inventive solutions.

Collaborations: Valerie L Lines has collaborated with top research institutions, universities, and companies to bring her ideas to life. Her partnerships have led to the development of cutting-edge technologies that have revolutionized multiple industries.

Conclusion: Valerie L Lines' passion for innovation and her relentless drive to create a positive impact on society through her inventions make her a true inspiration in the world of inventors. Her dedication to pushing the boundaries of what is possible continues to shape the future of technology and beyond.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…