For the Inventor, By the Inventor

Enter inventor name

Warwickshire, United Kingdom

Sunil Talwar

USPTO Granted Patents = 8

Average Co-Inventor Count = 2.4

ph-index = 5

Forward Citations = 97(Granted Patents)

Location History:

Leamington Spa, GB (2005 - 2006)
Warwickshire, GB (2003 - 2007)

Company Filing History:

Arithmatica Limited

Automatic Parallel Design Limited

Years Active: 2003-2007

Loading Chart...

8 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 7275076 - Multiplication logic circuit (2007-09-25),

2. 7260595 - Logic circuit and method for carry and sum generation and method of designing such a logic circuit (2007-08-21),

3. 7139788 - Multiplication logic circuit (2006-11-21),

4. 7136888 - Parallel counter and a logic circuit for performing multiplication (2006-11-14),

5. 7042246 - Logic circuits for performing threshold functions (2006-05-09),

6. 6938061 - Parallel counter and a multiplication logic circuit (2005-08-30),

7. 6883011 - Parallel counter and a multiplication logic circuit (2005-04-19),

8. 6628215 - Method and apparatus for binary encoding logic circuits (2003-09-30),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…