For the Inventor, By the Inventor

Enter inventor name

San Jose, CA, United States of America

Stephen N Keeney

USPTO Granted Patents = 8

Average Co-Inventor Count = 2.0

ph-index = 6

Forward Citations = 494(Granted Patents)

Location History:

Sunnyvale, CA (US) (1996)
San Jose, CA (US) (1998 - 2004)

Company Filing History:

8 out of 54,931

Intel Corporation

Years Active: 1996-2004

Loading Chart...

8 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 6697282 - Reference voltage generator employing large flash memory cells coupled to threshold tuning devices (2004-02-24),

2. 6462990 - Post erase repair to enhance performance in a flash memory (2002-10-08),

3. 5801991 - Deselected word line that floats during MLC programming of a flash memory (1998-09-01),

4. 5798966 - Flash memory VDS compensation techiques to reduce programming variability (1998-08-25),

5. 5553020 - Structure and method for low current programming of flash EEPROMs (1996-09-03),

6. 5546042 - High precision voltage regulation circuit for programming multiple bit (1996-08-13),

7. 5497119 - High precision voltage regulation circuit for programming multilevel (1996-03-05),

8. 5487033 - Structure and method for low current programming of flash EEPROMS (1996-01-23),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…