IDiyas

For the Inventor, By the Inventor

Chandler, AZ, United States of America

Stephen J Strazdus

USPTO Granted Patents = 13

Average Co-Inventor Count = 2.7

ph-index = 7

Forward Citations = 257(Granted Patents)


Location History:

  • Harvard, MA (US) (2013)
  • Chandler, AZ (US) (1997 - 2017)

Company Filing History:

goldMedal7 out of 54,664 
 
Intel Corporation
 patents
silverMedal3 out of 37,905 
 
Micron Technology Incorporated
 patents
bronzeMedal3 out of 5,162 
 
Marvell International Limited
 patents

Years Active: 1997-2017

Loading Chart...
13 patents (USPTO):
1. 9842058 - Locking entries into translation lookaside buffers (2017-12-12),
2. 9430385 - Moveable locked lines in a multi-level cache (2016-08-30),
3. 8533395 - Moveable locked lines in a multi-level cache (2013-09-10),
4. 8171200 - Serially indexing a cache memory (2012-05-01),
5. 7831760 - Serially indexing a cache memory (2010-11-09),
6. 7475219 - Serially indexing a cache memory (2009-01-06),
7. 7120714 - High-speed starvation-free arbiter system, rotating-priority arbiter, and two stage arbitration method (2006-10-10),
8. 6986023 - Conditional execution of coprocessor instruction based on main processor arithmetic flags (2006-01-10),
9. 6976117 - Snoopy virtual level 1 cache tag (2005-12-13),
10. 6952754 - Predecode apparatus, systems, and methods (2005-10-04),
11. 6912644 - Method and apparatus to steer memory access operations in a virtual memory system (2005-06-28),
12. 5889975 - Method and apparatus permitting the use of a pipe stage having an (1999-03-30),
13. 5630102 - In-circuit-emulation event management system (1997-05-13),
This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…