logo

For the Inventor, By the Inventor

Los Altos, CA, United States of America

Shang-Tse Chuang

This inventor holds 28 USPTO granted patents and 13 published patent applications, primarily in Neural Network Processing. Top assignees: Cisco Technology, Inc., Memoir Systems, Inc., Expedera, Inc.. Active years: 2009-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Shang-Tse Chuang. Retrieved from https://idiyas.com/inventor/shang-tse-chuang

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 28 

% Patents Active = 64.3

Average Co-Inventor Count = 2.6

ph-index = 4

Forward Citations = 58(Granted Patents)


Company Filing History:

goldMedal10 out of 21,399 
 
Cisco Technology, Inc.
 patents
silverMedal10 out of 11 
 
Memoir Systems, Inc.
 patents
bronzeMedal7 out of 9 
 
Expedera, Inc.
 patents
4. 1 out of 6,208 
 
Nvidia Corporation
 patents

Years Active: 2009-2026

Loading Chart...
Areas of Expertise:
Neural Processing Unit
Matrix Operations
Digital Circuits
Convolutional Neural Network
Memory Systems
Packet Architecture
Dynamic Packet Buffers
Hierarchical Memory
Multi-Port Memory
Latency Caching
Virtualized Memory
Data Storage
28 patents (USPTO):Explore Patents
1. 12639582 - Method and apparatus for using a packet architecture to process neural networks in a neural processing unit (2026-05-26),
2. 12229589 - Method and apparatus for scheduling matrix operations in digital processing systems (2025-02-18),
3. 12182717 - Feature extraction with a convolutional neural network (2024-12-31),
4. 12141226 - Systems and processes for organizing and controlling multiple matrix processor circuits (2024-11-12),
5. 12008463 - Methods and apparatus for accessing external memory in a neural network processing system (2024-06-11),
6. 11983616 - Methods and apparatus for constructing digital circuits for performing matrix operations (2024-05-14),
7. 11151416 - Method and apparatus for efficiently processing convolution neural network operations (2021-10-19),
8. 10042573 - High speed memory systems and methods for designing hierarchical memory systems (2018-08-07),
9. 9965211 - Dynamic packet buffers with consolidation of low utilized memory banks (2018-05-08),
10. 9678669 - Hierarchical memory system compiler (2017-06-13),
11. 9520178 - Methods and apparatus for designing and constructing dual write memory circuits with voltage assist (2016-12-13),
12. 9442846 - High speed memory systems and methods for designing hierarchical memory systems (2016-09-13),
13. 9390212 - Methods and apparatus for synthesizing multi-port memory circuits (2016-07-12),
14. 9293187 - Methods and apparatus for refreshing digital memory circuits (2016-03-22),
15. 9280464 - System and method for simultaneously storing and reading data from a memory system (2016-03-08),

Title: The Innovative Journey of Shang-Tse Chuang

Introduction: Shang-Tse Chuang, a talented inventor based in Los Altos, CA, has made significant contributions to the world of technology and innovation.

Latest Patents: Shang-Tse Chuang holds several patents in the field of renewable energy technologies, including a groundbreaking solar panel design that increases energy efficiency by 30%.

Career Highlights: With over 20 years of experience in the tech industry, Shang-Tse Chuang has worked for leading companies such as Tesla and Google, where he spearheaded projects focused on sustainability and clean energy.

Collaborations: Throughout his career, Shang-Tse Chuang has collaborated with top researchers and engineers from renowned universities and research institutions, driving forward cutting-edge innovations in the renewable energy sector.

Conclusion: Shang-Tse Chuang's passion for innovation and commitment to creating a more sustainable future continue to inspire the next generation of inventors and entrepreneurs.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…