Faridabad, India

Samarth Saxena

This inventor holds 1 USPTO granted patent. Top assignee: Cadence Design Systems, Inc.. Active years: 2022.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Samarth Saxena. Retrieved from https://idiyas.com/inventor/samarth-saxena

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 100.0

Average Co-Inventor Count = 7.0

ph-index = 1

Forward Citations = 2(Granted Patents)


Company Filing History:


Years Active: 2022

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Samarth Saxena: Innovator in Verification IP Technologies

Introduction

Samarth Saxena is a notable inventor based in Faridabad, India. He has made significant contributions to the field of integrated circuit design through his innovative patent. His work focuses on enhancing the functionalities of verification components, which are crucial in the development of reliable electronic systems.

Latest Patents

Samarth Saxena holds a patent titled "Systems and methods for configurable switches for verification IP." This patent describes an emulator system and a method for emulating functionalities of an integrated circuit design. The system includes a plurality of verification components, each comprising circuitry configured to perform transactions with at least another verification component. It also features a switch that is dynamically configurable to operate with different subsets of proxies, enabling various transactions between functional modules and verification components.

Career Highlights

Samarth Saxena is currently employed at Cadence Design Systems, Inc., a leading company in electronic design automation. His role involves working on advanced technologies that facilitate the design and verification of integrated circuits. His expertise in this area has positioned him as a valuable asset to his team and the industry.

Collaborations

Some of his coworkers include Raghav Mahajan and Kanwarpreet Grewal. Their collaboration contributes to the innovative environment at Cadence Design Systems, where they work together to push the boundaries of technology.

Conclusion

Samarth Saxena's contributions to the field of verification IP technologies exemplify the impact of innovative thinking in electronic design. His patent and work at Cadence Design Systems highlight the importance of advancements in integrated circuit design.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…