Folsom, CA, United States of America

Ruchira Liyanage

This inventor holds 1 USPTO granted patent. Top assignee: Intel Corporation. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Ruchira Liyanage. Retrieved from https://idiyas.com/inventor/ruchira-liyanage

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 1.0


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Ruchira Liyanage: Advancing FPGA-Based Chiplet Validation.

Introduction

Ruchira Liyanage is an inventor based in Folsom, California, and works at Intel Corporation. Her patent work addresses post-silicon validation for multi-die systems-on-chip, using FPGA technology to help test a graphics processor die independently from other dies.

Latest Patents

Liyanage is associated with 1 patent: “FPGA Based Platform for Post-Silicon Validation of Chiplets.” The invention describes an apparatus with a circuit board, an active interposer, and a graphics processor die connected through a debug package. The graphics processor die contains resources for executing instructions for a multi-die system-on-chip but omits functionality assigned to a separate die. An FPGA provides configurable hardware logic that emulates that separate die’s functionality, enabling silicon validation of the graphics processor die independently of the other dies.

Career Highlights

Her patent reflects work on validation methods for chiplet-based designs. By using an FPGA to emulate functionality located on another die, the platform supports testing a graphics processor die before or apart from the complete multi-die system.

Collaborations

Rakesh Mehta and Hanmanthrao Patli are identified as Liyanage’s coworkers. The patent’s technical approach also reflects collaboration across the components of a multi-die system, including the graphics processor die, active interposer, debug package, and FPGA.

Conclusion

Ruchira Liyanage’s patent highlights an FPGA-based approach to post-silicon validation that can help engineers evaluate graphics processor dies within chiplet-based systems.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…