Cupertino, CA, United States of America

Robert Steven Glanville

This inventor holds 24 USPTO granted patents and 1 published patent application and 3 EPO patents, primarily in Parallel Thread Computing. Top assignee: Nvidia Corporation. Active years: 2004-2019.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Robert Steven Glanville. Retrieved from https://idiyas.com/inventor/robert-steven-glanville

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 24 

% Patents Active = 100.0

 

Average Co-Inventor Count = 3.6

ph-index = 12

Forward Citations = 481(Granted Patents)


Company Filing History:


Years Active: 2004-2019

Loading Chart...
Loading Chart...
Areas of Expertise:
Parallel Processors
Multithreading
Graphics Processing
Instruction Set
Texture Barriers
Vertex Processing
Branch Instructions
Cache Operations
Primitive Programs
Synchronization Points
Memory Spaces
Opcode Specifications
24 patents (USPTO):Explore Patents

Title: The Innovative Contributions of Robert Steven Glanville

Introduction

Robert Steven Glanville, a prominent inventor based in Cupertino, CA, has made significant strides in the field of computer architecture and parallel processing. With a total of 24 patents, his work has influenced how processors execute instructions efficiently and manage cache operations in multi-threaded environments.

Latest Patents

Among his latest innovations is a patent for "Predicted instruction execution in parallel processors with reduced per-thread state information including choosing a minimum or maximum of two operands based on a predicate value." This invention addresses a mechanism for predicated execution of instructions in a parallel processor, allowing each thread or data lane to utilize predicate registers for more efficient processing. Another notable patent focuses on "Cache operations and policies for a multi-threaded client," which outlines methods for managing a parallel cache hierarchy in processing units. This method optimizes instruction execution by implementing cache replacement policies tailored to cache operations modifiers.

Career Highlights

Glanville's career has been highly impactful, primarily at Nvidia Corporation. As a leader in graphics processing and computing technology, his contributions have been vital in driving forward the capabilities of parallel processing. His work at Nvidia not only showcases his innovative spirit but also highlights the intersection between advanced technology and practical application.

Collaborations

Throughout his career, Glanville has collaborated with several notable individuals, including Mark J. Kilgard and John Erik Lindholm. These partnerships have played an essential role in enhancing his research and development efforts, fostering an environment of shared knowledge and innovation.

Conclusion

Robert Steven Glanville exemplifies the role of an inventor who not only conceives groundbreaking ideas but also sees them through to practical application. His patents reflect a deep understanding of computer architecture and an ongoing commitment to advancing technology within the field of parallel processing. With a strong foundation in innovation, Glanville’s work continues to shape the future of computing.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…