Hertfordshire, United Kingdom

Robert John Bloor

This inventor holds 4 USPTO granted patents and 2 EPO patents. Top assignees: Mentor Graphics Corporation, Other. Active years: 2009-2020.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Robert John Bloor. Retrieved from https://idiyas.com/inventor/robert-john-bloor

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 100.0


Average Co-Inventor Count = 2.8

ph-index = 2

Forward Citations = 15(Granted Patents)


Location History:

  • Orwell, Royston, Hertfordshire SG85QW, GB (2009)
  • Royston, GB (2015)
  • Hertfordshire, GB (2020)

Company Filing History:


Years Active: 2009-2020

Loading Chart...
Loading Chart...
4 patents (USPTO):Explore Patents

Title: The Innovations of Robert John Bloor

Introduction

Robert John Bloor is a notable inventor based in Hertfordshire, GB. He has made significant contributions to the field of circuit design verification, holding a total of 4 patents. His work focuses on enhancing the efficiency and accuracy of circuit design processes through innovative technologies.

Latest Patents

One of Bloor's latest patents is a "Generic protocol analyzer for circuit design verification." This invention relates to techniques for protocol analysis during a circuit design verification process. A protocol-specific message capture unit captures messages while or after being transmitted over one or more communication channels between a circuit design model and one or more target devices. A protocol-independent interface unit receives signals carrying the messages and information for processing the messages from the protocol-specific message capture unit. After processing the messages, the protocol-independent interface unit sends the messages to an analysis unit for analyzing the messages based on a protocol file. The analysis unit may then output the messages for displaying.

Another significant patent is the "Full memory logical erase for circuit verification." This invention comprises a hardware model of a memory that includes first circuitry configured to supply a memory status value for the memory, which changes upon a full-memory erase operation. Second circuitry supplies a sector status value for each memory sector of the memory, which changes to a value equal to the memory status value when a write operation is performed on each memory sector. Third circuitry supplies, when a read operation is performed on a memory sector, a value stored in the memory sector as output of the read operation if the sector status value for the memory sector is equal to the memory status value or a predefined value as the output of the read operation in other situations.

Career Highlights

Throughout his career, Robert John Bloor has worked with various companies, including Mentor Graphics Corporation. His experience in the industry has allowed him to develop and refine his innovative ideas, contributing to advancements in circuit design verification.

Collaborations

Bloor has collaborated with notable individuals in the field, including Hans Erich Multhaup and Duaine Wright Pryor, Jr. These collaborations have further enriched his work and expanded the impact of his inventions.

Conclusion

Robert John Bloor's contributions to circuit design verification through his patents demonstrate his innovative spirit and dedication to advancing technology. His work continues to influence the field and inspire future inventors.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…