logo

For the Inventor, By the Inventor

Palatine, IL, United States of America

Richard H Heeren

This inventor holds 13 USPTO granted patents. Top assignee: Teletype Corporation. Active years: 1976-1982.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Richard H Heeren. Retrieved from https://idiyas.com/inventor/richard-h-heeren

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 13

% Patents Active = 100.0

Average Co-Inventor Count = 1.0

ph-index = 5

Forward Citations = 81(Granted Patents)


Location History:

  • Chicago, IL (US) (1977)
  • Palatine, IL (US) (1976 - 1982)

Company Filing History:

goldMedal13 out of 132 
 
Teletype Corporation
 patents

Years Active: 1976-1982

Loading Chart...
13 patents (USPTO):Explore Patents
1. 4317276 - Method of manufacturing an insulated gate field-effect transistor (1982-03-02),
2. 4300084 - Shift register suitable for controlling the energization of a (1981-11-10),
3. 4288910 - Method of manufacturing a semiconductor device (1981-09-15),
4. 4285117 - Method of manufacturing a device in a silicon wafer (1981-08-25),
5. 4221001 - Shift register suitable for controlling the energization of a (1980-09-02),
6. 4219925 - Method of manufacturing a device in a silicon wafer (1980-09-02),
7. 4207616 - Logic array having improved speed characteristics (1980-06-10),
8. 4132979 - Method and apparatus for controlling a programmable logic array (1979-01-02),
9. 4065679 - Dynamic logic system (1977-12-27),
10. 4034242 - Logic circuits and on-chip four phase FET clock generator made therefrom (1977-07-05),
11. 4031524 - Read-only memories, and readout circuits therefor (1977-06-21),
12. 4004284 - Binary voltage-differential sensing circuits, and sense/refresh (1977-01-18),
13. 3944848 - Voltage sensitive isolation for static logic circuit (1976-03-16),

Title: The Innovations of Richard H. Heeren: A Pioneer in Semiconductor Technology

Introduction

Richard H. Heeren, an accomplished inventor located in Palatine, IL, has made significant contributions to the field of semiconductor technology. With 13 patents to his name, Heeren has demonstrated a remarkable ability to innovate and enhance the manufacturing processes of electronic devices.

Latest Patents

One of Heeren's latest patents is a method of manufacturing an insulated gate field-effect transistor. This method involves a sophisticated process where a P-type semiconductor wafer is treated to form layers of silicon dioxide doped with N-type dopants. This innovative approach includes steps such as removing portions of doped silicon dioxide, forming a masking layer, and ultimately creating conductive polysilicon layers for transistors. Another notable patent describes a shift register designed for selectively controlling the energization of the windings of a stepping motor. This shift register consists of four stages, each controlling its respective motor winding, showcasing Heeren's expertise in designing efficient motor control systems.

Career Highlights

Heeren's career is closely associated with Teletype Corporation, where he has been pivotal in advancing their technological capabilities. His work focuses on methods that improve efficiency and performance in electronic devices, reflecting his commitment to pioneering innovation in the industry.

Collaborations

Throughout his career, Heeren has collaborated with notable individuals such as Herbert A. Waggener. These partnerships underscore the importance of teamwork in driving innovations in technology and enhancing product development.

Conclusion

In conclusion, Richard H. Heeren stands out as a remarkable inventor whose contributions to semiconductor technology and motor control systems have left a significant impact on the field. His patents and collaborative efforts reflect his dedication to innovation and the advancement of technology in electronic devices.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…