logo

For the Inventor, By the Inventor

Nofit, Israel

Ran Ginosar

This inventor holds 24 USPTO granted patents and 1 published patent application and 1 EPO patent, primarily in Digital Hardware Architecture. Top assignees: Intel Corporation, Technion Research & Development Foundation Ltd, I Sight, Inc.. Active years: 1992-2021.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Ran Ginosar. Retrieved from https://idiyas.com/inventor/ran-ginosar

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 24 

% Patents Active = 75.0

 

Average Co-Inventor Count = 2.6

ph-index = 12

Forward Citations = 614(Granted Patents)


Location History:

  • Beaverton, OR (US) (2001 - 2007)
  • Nofit, IL (1992 - 2021)

Company Filing History:

goldMedal10 out of 56,290 
 
Intel Corporation
 patents
silverMedal10 out of 1,004 
 
Technion Research & Development Foundation Ltd
 patents
bronzeMedal3 out of 3 
 
I Sight, Inc.
 patents
4. 1 out of 3 
 
Mobilian Corporation
 patents

Years Active: 1992-2021

Loading Chart...
Loading Chart...
Areas of Expertise:
Hybrid Processor
Resistive Address Decoder
Electronic Memories
VLSI Device
Spike Sorting
Neuronal Recording
Low-Power Computing
Wireless Communication Protocols
Circuit Synthesis
Self-Timed Processing
Neural Network
Dynamic Range Camera
24 patents (USPTO):Explore Patents
1. 10996959 - Hybrid processor (2021-05-04),
2. 10878906 - Resistive address decoder and virtually addressed memory (2020-12-29),
3. 10366752 - Programming for electronic memories (2019-07-30),
4. 10025896 - Exploiting the scan test interface for reverse engineering of a VLSI device (2018-07-17),
5. 9449225 - Low power hardware algorithms and architectures for spike sorting and detection (2016-09-20),
6. 8225265 - Logic circuit delay optimization (2012-07-17),
7. 8090674 - Integrated system and method for multichannel neuronal recording with spike/LFP separation, integrated A/D conversion and threshold detection (2012-01-03),
8. 7554475 - Low-power inverted ladder digital-to-analog converter (2009-06-30),
9. 7239615 - Multiple wireless communication protocol methods and apparatuses (2007-07-03),
10. 7098899 - Dual form low power, instant on and high performance, non-instant on computing device (2006-08-29),
11. 7096309 - Computing device capable of instant-on and non-instant on modes of operation (2006-08-22),
12. 6931474 - Dual-function computing system having instant-on mode of operation (2005-08-16),
13. 6891857 - Multiple wireless communication protocol methods and apparatuses including proactive reduction of interference (2005-05-10),
14. 6600726 - Multiple wireless communication protocol methods and apparatuses (2003-07-29),
15. 6314553 - Circuit synthesis and verification using relative timing (2001-11-06),

Title: The Innovative Journey of Ran Ginosar

Introduction:

Ran Ginosar, a distinguished inventor hailing from Nofit, Israel, has made significant contributions to the field of technology through his groundbreaking innovations and patents.

Latest Patents:

Ran Ginosar's latest patents showcase his expertise in areas such as semiconductor design, computer architecture, and system-on-chip technologies, solidifying his position as a pioneer in the industry.

Career Highlights:

With a career spanning several decades, Ran Ginosar has held key positions in leading tech companies and research institutions, where he has spearheaded projects that have pushed the boundaries of technological advancement.

Collaborations:

Throughout his career, Ran Ginosar has collaborated with top-tier engineers, researchers, and industry experts, fostering a culture of innovation and excellence that has led to the development of cutting-edge technologies.

Conclusion:

In conclusion, Ran Ginosar's relentless pursuit of innovation and his passion for technology have established him as a visionary inventor whose work continues to shape the future of the tech industry.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…