IDiyas

For the Inventor, By the Inventor

Allen, TX, United States of America

Rajat Sagar

USPTO Granted Patents = 11

Average Co-Inventor Count = 3.2

ph-index = 2

Forward Citations = 10(Granted Patents)


Location History:

  • Karnataka, IN (2016)
  • Bengaluru, IN (2017)
  • Plano, TX (US) (2019)
  • Richardson, TX (US) (2019)
  • Allen, TX (US) (2021 - 2024)

Company Filing History:

goldMedal11 out of 29,232 
 
Texas Instruments Corporation
 patents

Years Active: 2016-2025

where 'Filed Patents' based on already Granted Patents

11 patents (USPTO):
1. 12489861 - Flexible hub for handling multi-sensor data (2025-12-02),
2. 12050542 - Methods and apparatus to extend local buffer of a hardware accelerator (2024-07-30),
3. 11693795 - Methods and apparatus to extend local buffer of a hardware accelerator (2023-07-04),
4. 11681598 - Method and apparatus to facilitate low latency fault mitigation, QoS management and debug of a processing pipeline (2023-06-20),
5. 11447071 - Flexible hub for handling multi-sensor data (2022-09-20),
6. 11276134 - Reconfigurable image processing hardware pipeline (2022-03-15),
7. 11027656 - Flexible hub for handling multi-sensor data (2021-06-08),
8. 10388392 - Safe execution in place (XIP) from flash memory (2019-08-20),
9. 10380746 - Sparse optical flow support in an optical flow system (2019-08-13),
10. 9628787 - Ensuring imaging subsystem integrity in camera based safety systems (2017-04-18),
11. 9525865 - Fault detection and method of detecting faults in digital imaging systems (2016-12-20),

Title: Innovations of Rajat Sagar

Introduction

Rajat Sagar is a prominent inventor based in Allen, TX (US). He has made significant contributions to the field of hardware acceleration, holding a total of 10 patents. His work focuses on enhancing the efficiency and functionality of hardware systems.

Latest Patents

One of Rajat Sagar's latest patents is titled "Methods and apparatus to extend local buffer of a hardware accelerator." This invention discloses an apparatus that includes a local memory, a first hardware accelerator (HWA), and a second HWA. These components are connected in a flexible data pipeline, with a spare scheduler managing data movement between the two HWAs through the local memory and other system memory. The local buffer extension can be performed by software to control data movement, which may involve on-chip memory and/or external memory. The HWA sub-system features a set of spare schedulers to facilitate data movement, and data aggregation can be performed in the other system memory.

Career Highlights

Rajat Sagar is currently employed at Texas Instruments Corporation, where he continues to innovate and develop new technologies. His work has had a substantial impact on the efficiency of hardware systems, making them more adaptable and effective in various applications.

Collaborations

Rajat has collaborated with notable coworkers, including Mihir Narendra Mody and Niraj Nandan. These partnerships have contributed to the advancement of their projects and the overall success of their innovations.

Conclusion

Rajat Sagar is a distinguished inventor whose work in hardware acceleration has led to significant advancements in technology. His patents reflect a commitment to improving system efficiency and functionality.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…