logo

For the Inventor, By the Inventor

Tustin, CA, United States of America

Raheel Khan

This inventor holds 20 USPTO granted patents and 10 published patent applications and 4 EPO patents, primarily in Vector Processing Technology. Top assignees: Qualcomm Incorporated, Xcelerium Inc. Active years: 2013-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Raheel Khan. Retrieved from https://idiyas.com/inventor/raheel-khan

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 20 

% Patents Active = 40.0

 

Average Co-Inventor Count = 1.9

ph-index = 3

Forward Citations = 38(Granted Patents)


Location History:

  • San Diego, CA (US) (2015)
  • Tustin, CA (US) (2013 - 2019)

Company Filing History:

goldMedal19 out of 45,176 
 
Qualcomm Incorporated
 patents
silverMedal1 out of 1 
 
Xcelerium Inc
 patent

Years Active: 2013-2026

Loading Chart...
Loading Chart...
Areas of Expertise:
Matrix Multiplication
Clock Signaling
Timer Synchronization
Vector Processor
Data Processing
Error Injection
Filter Processing
Frequency Cancellation
Wireless Devices
Power Consumption
Correlational Processing
Tasking Systems
20 patents (USPTO):Explore Patents
1. 12762203 - System and method for implementing variable-precision matrix multiplication using low-precision digit matrix multiplier (2026-10-13),
2. 10423567 - Unidirectional clock signaling in a high-speed serial link (2019-09-24),
3. 10159053 - Low-latency low-uncertainty timer synchronization mechanism across multiple devices (2018-12-18),
4. 10061581 - On-the-fly conversion during load/store operations in a vector processor (2018-08-28),
5. 9996439 - Self-error injection technique for point-to-point interconnect to increase test coverage (2018-06-12),
6. 9979432 - Programmable distributed data processing in a serial link (2018-05-22),
7. 9977676 - Vector processing engines (VPEs) employing reordering circuitry in data flow paths between execution units and vector data memory to provide in-flight reordering of output vector data stored to vector data memory, and related vector processor systems and methods (2018-05-22),
8. 9880845 - Vector processing engines (VPEs) employing format conversion circuitry in data flow paths between vector data memory and execution units to provide in-flight format-converting of input vector data to execution units for vector processing operations, and related vector processor systems and methods (2018-01-30),
9. 9792118 - Vector processing engines (VPEs) employing a tapped-delay line(s) for providing precision filter vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods (2017-10-17),
10. 9684509 - Vector processing engines (VPEs) employing merging circuitry in data flow paths between execution units and vector data memory to provide in-flight merging of output vector data stored to vector data memory, and related vector processing instructions, systems, and methods (2017-06-20),
11. 9619227 - Vector processing engines (VPEs) employing tapped-delay line(s) for providing precision correlation / covariance vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods (2017-04-11),
12. 9495154 - Vector processing engines having programmable data path configurations for providing multi-mode vector processing, and related vector processors, systems, and methods (2016-11-15),
13. 9418041 - Sample process ordering for DFT operations (2016-08-16),
14. 9385778 - Low-power circuit and implementation for despreading on a configurable processor datapath (2016-07-05),
15. 9276778 - Instruction and method for fused rake-finger operation on a vector processor (2016-03-01),

Title: **Innovative Contributions of Raheel Khan in High-Speed Data Communication**

Introduction

Raheel Khan, an accomplished inventor based in Tustin, California, has made significant contributions to the field of data communication technology. With an impressive portfolio of 19 patents, his work focuses on enhancing the efficiency and reliability of data transmission systems.

Latest Patents

Raheel Khan's latest innovations include groundbreaking patents that advance high-speed serial links. One patent, titled "Unidirectional clock signaling in a high-speed serial link," introduces a method for transmitting data based on a unidirectional clock signal generated by a master device. This allows a slave device to accurately receive data while relying on the first clock's synchronization.

Another notable patent is the "Low-latency low-uncertainty timer synchronization mechanism across multiple devices." This invention details a system where one device programs a future system time in another device, ensuring precise timing synchronization across multiple devices. It showcases an innovative approach to measuring phase differences using an oversampling clock, enabling reliable data communication.

Career Highlights

Raheel Khan is currently employed at Qualcomm Incorporated, a leader in the telecommunications industry. His work at Qualcomm emphasizes the application of his patents within high-speed data networks, enhancing the performance and reliability of various communication systems.

Collaborations

Throughout his career, Raheel has collaborated with talented individuals including Fahad Ali Mujahid and Steve Hengchen Hsu. These partnerships have fostered innovation and contributed to the successful development of advanced technologies in the industry.

Conclusion

Raheel Khan stands out as a visionary inventor in the realm of data communication, with his patents reflecting a deep understanding of technology and its applications. His contributions not only enhance the efficiency of data transmission systems but also lay the groundwork for future technological advancements.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…