logo

For the Inventor, By the Inventor

Saratoga, CA, United States of America

Pao-Po Hou

This inventor holds 5 USPTO granted patents. Top assignee: Taiwan Semiconductor Manufacturing Comp. Ltd.. Active years: 2015-2019.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Pao-Po Hou. Retrieved from https://idiyas.com/inventor/pao-po-hou

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 5

% Patents Active = 80.0

Average Co-Inventor Count = 5.0

ph-index = 1

Forward Citations = 3(Granted Patents)


Location History:

  • Hsin-Chu, TW (2018)
  • Saratoga, CA (US) (2015 - 2019)

Company Filing History:

goldMedal5 out of 42,872 
 
Taiwan Semiconductor Manufacturing Comp. Ltd.
 patents

Years Active: 2015-2019

Loading Chart...
5 patents (USPTO):Explore Patents
1. 10176282 - Timing delay characterization method, memory compiler and computer program product (2019-01-08),
2. 10031982 - Rule based data normalization utilizing multi-key sorting (2018-07-24),
3. 9298875 - Semiconductor circuit design method, memory compiler and computer program product (2016-03-29),
4. 8997031 - Timing delay characterization method, memory compiler and computer program product (2015-03-31),
5. 8935641 - Semiconductor circuit design method, memory compiler and computer program product (2015-01-13),

Title: Pao-Po Hou: Innovator in Memory Circuit Technology

Introduction

Pao-Po Hou is a distinguished inventor based in Saratoga, California. He has made significant contributions to the field of memory circuit technology, holding a total of 5 patents. His innovative work focuses on enhancing the performance and efficiency of memory systems.

Latest Patents

Among his latest patents, Pao-Po Hou has developed a "Timing Delay Characterization Method" which involves a sophisticated simulation process. This method allows for the analysis of input and output stages of memory circuits under various conditions, leading to the generation of precise timing delays. Another notable patent is "Rule Based Data Normalization Utilizing Multi-Key Sorting," which introduces methods for efficient data retrieval and error correction through advanced data organization techniques.

Career Highlights

Pao-Po Hou is currently employed at Taiwan Semiconductor Manufacturing Company Ltd., where he applies his expertise in memory circuit design and optimization. His work has been instrumental in advancing the capabilities of semiconductor technology.

Collaborations

He has collaborated with notable colleagues such as Shaojie Xu and Derek C. Tao, contributing to various projects that push the boundaries of memory technology.

Conclusion

Pao-Po Hou's innovative contributions to memory circuit technology and his collaborative efforts with esteemed colleagues highlight his role as a key figure in the field. His patents reflect a commitment to advancing technology and improving system performance.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…