Bengaluru, India

Padma Nagaraja

This inventor holds 1 USPTO granted patent. Top assignee: Cypress Semiconductor Corporation. Active years: 1999.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Padma Nagaraja. Retrieved from https://idiyas.com/inventor/padma-nagaraja

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 3.0

ph-index = 1

Forward Citations = 6(Granted Patents)


Company Filing History:


Years Active: 1999

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Padma Nagaraja: Inventor of a Voltage Level Interface Circuit

Introduction

Padma Nagaraja is an inventor associated with Bengaluru, India, and Cypress Semiconductor Corporation. Her patent work addresses voltage-level interfacing and timing control in integrated circuits.

Latest Patents

The available information lists one patent for Nagaraja: “Voltage Level Interface Circuit with Set-Up and Hold Control.” The invention splits a level shifter’s output into two paths and introduces a delay into at least one path. This arrangement allows the rise and fall delays to be controlled independently. In an integrated circuit containing a memory device, the additional path can also help adjust set-up and hold times by changing the timing of one transition without necessarily changing the other. Nagaraja is credited with 1 patent.

Career Highlights

Nagaraja’s listed patent is associated with Cypress Semiconductor Corporation. It reflects work on circuit design intended to improve timing control in memory-related integrated circuits.

Collaborations

The provided information names Shiva P. Gowni and Purushothaman Ramakrishnan as Nagaraja’s coworkers. Their specific roles in the patent or related work are not specified.

Conclusion

Padma Nagaraja’s listed invention focuses on independently controlling signal-transition delays to support set-up and hold timing in integrated circuits.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…