logo

For the Inventor, By the Inventor

Seregno, Italy

Nadia Galbiati

USPTO Granted Patents = 15


Average Co-Inventor Count = 4.1

ph-index = 6

Forward Citations = 66(Granted Patents)


Company Filing History:

goldMedal15 out of 5,559 
 
Stmicroelectronics S.r.l.
 patents

Years Active: 2001-2003

Loading Chart...
Loading Chart...
15 patents (USPTO):Explore Patents
1. 6624015 - Method for manufacturing electronic devices having non-volatile memory cells and LV transistors with salicided junctions (2003-09-23),
2. 6576517 - Method for obtaining a multi-level ROM in an EEPROM process flow (2003-06-10),
3. 6573130 - Process for manufacturing electronic devices having non-salicidated non-volatile memory cells, non-salicidated HV transistors, and salicidated-junction LV transistors (2003-06-03),
4. 6521957 - Method for forming a multilevel ROM memory in a dual gate CMOS process, and corresponding ROM memory cell (2003-02-18),
5. 6444526 - Simplified process for defining the tunnel area in non-aligned, non-volatile semiconductor memory cells (2002-09-03),
6. 6420769 - Method for manufacturing electronic devices having HV transistors and LV transistors with salicided junctions (2002-07-16),
7. 6414349 - High efficiency memory device (2002-07-02),
8. 6396101 - Method for manufacturing electronic devices comprising non-volatile memory cells and LV transistors with salicided junctions (2002-05-28),
9. 6351008 - Method for manufacturing electronic devices having non-volatile memory cells and LV transistors with salicided junctions (2002-02-26),
10. 6300181 - Process for manufacturing an electronic device including MOS transistors with salicided junctions and non-salicided resistors (2001-10-09),
11. 6284607 - Method of making high-voltage HV transistors with drain extension in a CMOS process of the dual gate type with silicide (2001-09-04),
12. 6281077 - Method for manufacturing electronic devices comprising non-volatile memory cells and LV transistors with salicided junctions (2001-08-28),
13. 6274411 - Method for manufacturing electronic devices, comprising non-salicided non-volatile memory cells, non-salicided HV transistors, and LV transistors with salicided junctions with few masks (2001-08-14),
14. 6251728 - Method for manufacturing electronic devices having HV transistors and LV transistors with salicided junctions (2001-06-26),
15. 6177313 - Method for forming a muti-level ROM memory in a dual gate CMOS process, and corresponding ROM memory cell (2001-01-23),

Title: Nadia Galbiati - Innovative Inventor from Seregno, Italy

Introduction: Nadia Galbiati is a pioneering inventor hailing from Seregno, Italy, known for her groundbreaking contributions to the field of technology and innovation.

Latest Patents: Nadia Galbiati holds several patents in the areas of renewable energy, sustainable materials, and smart devices, showcasing her commitment to creating a more eco-friendly and interconnected world.

Career Highlights: With a career spanning over two decades, Nadia Galbiati has worked with leading research institutions and technology companies to bring her innovative ideas to life. Her passion for pushing the boundaries of traditional thinking has led to numerous successful inventions that have revolutionized their respective industries.

Collaborations: Throughout her career, Nadia Galbiati has collaborated with top engineers, scientists, and designers to develop cutting-edge solutions to complex problems. Her ability to work effectively in multidisciplinary teams has been instrumental in the success of her projects.

Conclusion: Nadia Galbiati's relentless drive for innovation and her dedication to creating a more sustainable future make her a true trailblazer in the world of inventors. Her work continues to inspire the next generation of innovators to think boldly and push the limits of what is possible.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…