Pingtung, Taiwan

Mei-Chin Chen

This inventor holds 1 USPTO granted patent. Top assignee: Winbond Electronics Corporation. Active years: 2016.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Mei-Chin Chen. Retrieved from https://idiyas.com/inventor/mei-chin-chen-ellll6xe

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 3.0

ph-index = 1


Company Filing History:


Years Active: 2016

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Mei-Chin Chen and Resistive Memory Innovation.

Introduction

Mei-Chin Chen is an inventor based in Pingtung, Taiwan, whose patent work includes a resistive memory apparatus and its write-in method. Her invention addresses how voltages are applied to unselected bit-lines and word-lines during memory operations.

Latest Patents

Chen is associated with 1 patent: “Resistive Memory Apparatus and Write-In Method Thereof.” The patent describes a memory controller that applies different voltage combinations to unselected bit-lines and word-lines during setting and resetting durations. These voltage arrangements are defined in relation to the writing-in voltage and the number of memory lines, supporting the operation of a selected resistive memory cell.

Career Highlights

Chen’s listed patent is associated with Winbond Electronics Corporation, a semiconductor company. The invention reflects work in resistive memory technology and memory-control methods.

Collaborations

Chen’s listed coworkers include Chung-Wei Hsu and Tuo-Hung Hou. Their association with the patent reflects collaborative contributions to resistive memory research and development.

Conclusion

Mei-Chin Chen’s patent documents a voltage-control approach for writing data in resistive memory, connecting her inventive work with Winbond Electronics Corporation and her listed collaborators.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…