San Jose, CA, United States of America

Mauricio J Serrano

This inventor holds 46 USPTO granted patents and 6 published patent applications and 1 EPO patent, primarily in Processor Optimization. Top assignees: International Business Machines Corporation, Intel Corporation, Globalfoundries Inc.. Active years: 2001-2021.

USPTO Granted Patents = 46 

% Patents Active = 32.6


Average Co-Inventor Count = 3.7

ph-index = 10

Forward Citations = 595(Granted Patents)


Location History:

  • San Jose, CA (US) (2001 - 2009)
  • Bronx, NY (US) (2008 - 2021)

Company Filing History:


Years Active: 2001-2021

Loading Chart...
Loading Chart...
Areas of Expertise:
Branch Prediction
Instruction Prefetching
Memory Access Latency
Vector Execution
Dynamic Performance Monitoring
Graph Processing
Redundant Transactions
Data Cache Replacement
Sparse Matrices
Hardware Errors
Analytics Operations
Garbage Collection
46 patents (USPTO):Explore Patents

Title: Mauricio J Serrano: A Pioneer in Computing Innovations

Introduction

Mauricio J Serrano, based in San Jose, CA, is a prolific inventor with an impressive portfolio of 46 patents. His work primarily focuses on advancements in computing technology and processor design, contributing significantly to the industry through his innovative approaches.

Latest Patents

Serrano's most recent patents showcase his expertise in simultaneously-multithreaded (SMT) processors. His patent for a "SMT processor to create a virtual vector register file for a borrower thread from a number of donated vector register files" introduces a method for efficiently allocating vector register files. This innovation enables borrower threads to utilize available donor threads' resources, enhancing processing capabilities.

Another notable patent, the "Dual phase matrix-vector multiplication system," describes a sophisticated processor system that identifies nonzero entries in vectors and scales matrix portions accordingly. By optimizing memory utilization and processing speed, this method significantly improves computational efficiency, critical for various applications.

Career Highlights

Throughout his career, Serrano has been associated with major technology companies, including IBM and Intel Corporation. These experiences have provided him with a comprehensive understanding of the industry's needs and the technical challenges faced in processor design and computational efficiency.

Collaborations

During his journey as an innovator, Serrano has collaborated with remarkable individuals, including Jose Eduardo Moreira and David S Levitan. These partnerships have undoubtedly contributed to the richness and diversity of his projects, leading to groundbreaking innovations in computational technology.

Conclusion

Mauricio J Serrano's contributions to the field of computing through his extensive patent portfolio emphasize his role as a leading inventor. His innovative solutions address complex challenges within processor technology, ensuring that he remains a vital figure in the evolution of computing devices.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to [email protected]
Loading…