San Jose, CA, United States of America

Matthew Preston

This inventor holds 1 USPTO granted patent. Top assignee: Lsi Logic Corporation. Active years: 1994.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Matthew Preston. Retrieved from https://idiyas.com/inventor/matthew-preston

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 2.0

ph-index = 1

Forward Citations = 16(Granted Patents)


Company Filing History:


Years Active: 1994

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Matthew Preston and Semiconductor Device Protection

Introduction

Matthew Preston is an inventor associated with San Jose, California, and LSI Logic Corporation. His patent work addresses the safe handling of leaded semiconductor device assemblies.

Latest Patents

Preston is credited with one patent: “Semiconductor Device Assembly Carrier.” The invention describes a carrier that protects a semiconductor package body and its external leads from damage. A rigid lower plate supports the package and covers the leads, while a semi-rigid upper plate holds the package securely in place and provides additional coverage. Fasteners, preferably positioned at the plates’ four corners, secure the plates together to form a protective sandwich structure.

Career Highlights

Preston’s documented patent contribution focuses on semiconductor packaging and protection during handling. The carrier’s design combines firm support with coverage for vulnerable package components and leads.

Collaborations

Preston is identified as a coworker of Sutee Vongfuangfoo at LSI Logic Corporation. The available information does not specify a direct collaboration between them on the patent.

Conclusion

Matthew Preston’s patent presents a practical carrier design for reducing damage to leaded semiconductor assemblies by securing and protecting both the package body and its external leads.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…