Portland, OR, United States of America

Mahesh Tanniru

This inventor holds 1 USPTO granted patent. Top assignee: Intel Corporation. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Mahesh Tanniru. Retrieved from https://idiyas.com/inventor/mahesh-tanniru

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 1.0

ph-index = 1


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Mahesh Tanniru: Inventor of Inline Circuit-Editing Technology.

Introduction

Mahesh Tanniru is an inventor based in Portland, Oregon, and is associated with Intel Corporation. His work includes a patented approach to inline circuit editing for integrated circuit structures.

Latest Patents

Tanniru is named on 1 patent, titled “Inline Circuit Edit.” The patent describes lithographic methods and apparatus for making circuit edits during manufacturing. In one example, an integrated circuit structure has two laterally separated conductive lines in a first dielectric layer and two conductive vias in a second dielectric layer above it. One via connects to the first line, while the other is positioned above but remains separated from the second line.

Career Highlights

Tanniru’s patent work addresses circuit modification within an integrated-circuit fabrication process. The described inline approach concerns the placement and connection of conductive features across dielectric layers.

Collaborations

Tanniru’s listed coworkers include Clifford J. Engel and Robert L. Bristol. His association with Intel Corporation provides the company context for his patent work.

Conclusion

Mahesh Tanniru’s patent on inline circuit editing describes a lithographic approach to modifying integrated-circuit structures and reflects his contribution to semiconductor technology.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…