Kwai Chung, China

M Bilan Curito, Jr

This inventor holds 1 USPTO granted patent. Top assignee: Asm Assembly Automation Limited. Active years: 2004.

IDiyas Innovation Intelligence. (2026). Inventor Profile: M Bilan Curito, Jr. Retrieved from https://idiyas.com/inventor/m-bilan-curito-jr

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 100.0

Average Co-Inventor Count = 3.0

ph-index = 1

Forward Citations = 17(Granted Patents)


Company Filing History:


Years Active: 2004

Loading Chart...
1 patent (USPTO):Explore Patents

Title: M Bilan Curito, Jr: Semiconductor Device Processing Innovation.

Introduction

M Bilan Curito, Jr. is an inventor associated with Kwai Chung, CN, and Asm Assembly Automation Limited. His patent work addresses the processing and testing of packaged semiconductor devices.

Latest Patents

Curito is credited with 1 patent: “Method and Apparatus for Processing an Array of Packaged Semiconductor Devices.” The invention describes mounting an array of unsingulated electronic components, separating them into individual components, and testing them for defects while they remain mounted, without removing them from the mounting means.

Career Highlights

The patent reflects an approach to semiconductor manufacturing that combines component separation and testing within a mounted workflow. This method is intended to support the handling and inspection of packaged devices during processing.

Collaborations

Curito’s listed coworkers include Ching Man Stanley Tsui and Lap Kei Eric Chow. Their names are associated with his professional context at Asm Assembly Automation Limited.

Conclusion

M Bilan Curito, Jr.’s recorded invention focuses on processing and testing semiconductor components while they remain secured to a mounting structure.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…