IDiyas

For the Inventor, By the Inventor

San Jose, CA, United States of America

Lawrence C Hung

USPTO Granted Patents = 11

Average Co-Inventor Count = 3.2

ph-index = 11

Forward Citations = 856(Granted Patents)


Location History:

  • Cupertino, CA (US) (2015)
  • San Jose, CA (US) (2001 - 2016)

Company Filing History:

goldMedal11 out of 5,002 
 
Xilinx, Inc.
 patents

Years Active: 2001-2016

Loading Chart...
11 patents (USPTO):
1. 9230112 - Secured booting of a field programmable system-on-chip including authentication of a first stage boot loader to mitigate against differential power analysis (2016-01-05),
2. 9165143 - Image file generation and loading (2015-10-20),
3. 6525562 - Programmable logic device capable of preserving state data during partial or complete reconfiguration (2003-02-25),
4. 6507211 - Programmable logic device capable of preserving user data during partial or complete reconfiguration (2003-01-14),
5. 6429715 - Deskewing clock signals for off-chip devices (2002-08-06),
6. 6429682 - Configuration bus interface circuit for FPGAs (2002-08-06),
7. 6262596 - Configuration bus interface circuit for FPGAS (2001-07-17),
8. 6255848 - Method and structure for reading, modifying and writing selected configuration memory cells of an FPGA (2001-07-03),
9. 6204687 - Method and structure for configuring FPGAS (2001-03-20),
10. 6191614 - FPGA configuration circuit including bus-based CRC register (2001-02-20),
11. 6191613 - Programmable logic device with delay-locked loop (2001-02-20),
This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…