logo

For the Inventor, By the Inventor

Tigard, OR, United States of America

Keshavan K Tiruvallur

USPTO Granted Patents = 20 

 

Average Co-Inventor Count = 4.7

ph-index = 9

Forward Citations = 375(Granted Patents)


Location History:

  • Hillsboro, OR (US) (1997 - 1998)
  • Tigard, OR (US) (2002 - 2019)

Company Filing History:

goldMedal20 out of 54,780 
 
Intel Corporation
 patents

Years Active: 1997-2019

Loading Chart...
Loading Chart...
20 patents (USPTO):Explore Patents
1. 10198333 - Test, validation, and debug architecture (2019-02-05),
2. 9043521 - Technique for communicating interrupts in a computer system (2015-05-26),
3. 8782468 - Methods and tools to debug complex multi-core, multi-socket QPI based system (2014-07-15),
4. 8423682 - Address space emulation (2013-04-16),
5. 8347018 - Techniques for broadcasting messages on a point-to-point interconnect (2013-01-01),
6. 8312198 - Technique for communicating interrupts in a computer system (2012-11-13),
7. 8122175 - Opportunistic transmission of software state information within a link based computing system (2012-02-21),
8. 8103816 - Technique for communicating interrupts in a computer system (2012-01-24),
9. 8032681 - Processor selection for an interrupt based on willingness to accept the interrupt and on priority (2011-10-04),
10. 7783809 - Virtualization of pin functionality in a point-to-point interface (2010-08-24),
11. 7769938 - Processor selection for an interrupt identifying a processor cluster (2010-08-03),
12. 7730246 - Opportunistic transmission of software state information within a link based computing system (2010-06-01),
13. 7627706 - Creation of logical APIC ID with cluster ID and intra-cluster ID (2009-12-01),
14. 7596653 - Technique for broadcasting messages on a point-to-point interconnect (2009-09-29),
15. 7353370 - Method and apparatus for processing an event occurrence within a multithreaded processor (2008-04-01),

Hello! I will create an article about inventor Keshavan K Tiruvallur based on the data you provided.

Title: Innovator Spotlight: Keshavan K Tiruvallur - Pioneering Test, Validation, and Debug Architecture

Introduction:

Keshavan K Tiruvallur, a visionary inventor based in Tigard, Oregon, has made significant contributions to the field of technology with his inventive solutions. With an impressive portfolio of 20 patents, Tiruvallur is renowned for his groundbreaking work in the realm of test, validation, and debug architecture.

Latest Patents:

Tiruvallur's recent patents showcase his expertise in designing innovative solutions for efficient testing and validation processes. One of his notable inventions includes a comprehensive architecture for test, validation, and debug purposes. This apparatus integrates hardware hooks at a base level and provides abstracted access through a controller, simplifying access and enabling remote testing capabilities. Additionally, his technique for communicating interrupts within a computer system using advanced programmable interrupt controllers highlights his commitment to enhancing system efficiency.

Career Highlights:

Currently affiliated with Intel Corporation, Tiruvallur continues to drive innovation in the tech industry. His tenure at Intel has been marked by a series of pioneering projects that have revolutionized testing methodologies and system communication protocols. Tiruvallur's dedication to pushing the boundaries of technological possibilities has earned him a reputation as a trailblazer in his field.

Collaborations:

In his collaborative efforts, Tiruvallur has worked closely with esteemed colleagues such as Rajesh S Parthasarathy and James B Crossland. Together, they have synergized their expertise to develop cutting-edge solutions that have significantly impacted the industry.

Conclusion:

Keshavan K Tiruvallur's remarkable journey as an inventor exemplifies his unwavering commitment to innovation and technological advancement. Through his inventive prowess and collaborative spirit, he continues to shape the landscape of technology, leaving a lasting legacy in the realm of test, validation, and debug architecture.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…