For the Inventor, By the Inventor

Enter inventor name

Kanagawa-ken, Japan

Keishi Sakanushi

USPTO Granted Patents = 3

Average Co-Inventor Count = 1.3

ph-index = 2

Forward Citations = 16(Granted Patents)

Location History:

Kanagawa-ken, JP (2015)
Fujisawa, JP (2015)

Company Filing History:

3 out of 52,722

Kabushiki Kaisha Toshiba

Years Active: 2015

Loading Chart...

3 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 9190150 - Non-volatile memory device having 3D memory cell array with improved wordline and contact layout (2015-11-17),

2. 9158878 - Method and apparatus for generating circuit layout using design model and specification (2015-10-13),

3. 8972907 - Layout correcting method, recording medium and design layout correcting apparatus (2015-03-03),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…