Hsinchu, Taiwan

Jung-Chieh Liu

This inventor holds 1 USPTO granted patent. Top assignee: Star Technologies, Inc.. Active years: 2023.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Jung-Chieh Liu. Retrieved from https://idiyas.com/inventor/jung-chieh-liu

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 100.0

Average Co-Inventor Count = 3.0

ph-index = 1


Company Filing History:


Years Active: 2023

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Innovations of Jung-Chieh Liu in Semiconductor Testing

Introduction

Jung-Chieh Liu is a notable inventor based in Hsinchu, Taiwan. He has made significant contributions to the field of semiconductor testing through his innovative designs and patents. His work focuses on enhancing the efficiency and accuracy of testing conditions for semiconductor devices.

Latest Patents

One of Jung-Chieh Liu's key patents is the "Probing apparatus with temperature-adjusting mechanism." This invention provides a probing apparatus for semiconductor devices that utilizes pressurized fluid to control testing conditions. The apparatus includes a housing that defines a testing chamber, a device holder for supporting devices under test, a platen for retaining probes, and a card holder for holding a probe card. Additionally, it features flow lines designed to adjust the temperature of the device under test, ensuring optimal testing conditions.

Career Highlights

Jung-Chieh Liu is currently associated with Star Technologies, Inc., where he continues to innovate in the semiconductor industry. His work has led to advancements that improve the reliability and performance of semiconductor testing.

Collaborations

Jung-Chieh Liu has collaborated with notable colleagues such as Choon Leong Lou and Chen-Wen Pan. Their combined expertise contributes to the development of cutting-edge technologies in the semiconductor field.

Conclusion

Jung-Chieh Liu's contributions to semiconductor testing through his innovative patent demonstrate his commitment to advancing technology in this critical industry. His work continues to influence the efficiency and effectiveness of semiconductor device testing.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…