Rohnert Park, CA, United States of America

John A Meyer

This inventor holds 2 USPTO granted patents. Top assignee: Tegal Corporation. Active years: 2002.

IDiyas Innovation Intelligence. (2026). Inventor Profile: John A Meyer. Retrieved from https://idiyas.com/inventor/john-a-meyer-1l3twk1u

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 100.0

Average Co-Inventor Count = 3.0

ph-index = 2

Forward Citations = 12(Granted Patents)


Company Filing History:


Years Active: 2002

Loading Chart...
2 patents (USPTO):Explore Patents

Title: Innovations by John A Meyer

Introduction

John A Meyer is a notable inventor based in Rohnert Park, CA (US). He has made significant contributions to the field of semiconductor processing, holding a total of 2 patents. His work focuses on minimizing arcing and dielectric breakdown during semiconductor wafer processing, which is crucial for enhancing the efficiency and reliability of semiconductor devices.

Latest Patents

Meyer’s latest patents include a method and apparatus for minimizing semiconductor wafer arcing during semiconductor wafer processing. This invention involves controlling the voltage across the wafer to prevent arcing and dielectric breakdown. By utilizing an electrostatic clamp and maintaining the clamp voltage within a suitable range, the voltage across the wafer is kept below a critical threshold, effectively reducing or eliminating arcing and dielectric breakdown.

Career Highlights

John A Meyer is currently associated with Tegal Corporation, where he applies his expertise in semiconductor technology. His innovative approaches have contributed to advancements in the industry, making him a valuable asset to his organization.

Collaborations

Meyer has collaborated with notable colleagues such as Satish D Athavale and Leslie G Jerde, further enhancing the impact of his work in the semiconductor field.

Conclusion

John A Meyer’s contributions to semiconductor processing through his innovative patents demonstrate his commitment to advancing technology in this critical area. His work continues to influence the industry positively.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…