Ikenna Odinaka

This inventor holds 80 USPTO granted patents, primarily in Low Power Multipliers (CPC class H03K19-23). Top assignee: Kepler Computing Inc.. Active years: 2022-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Ikenna Odinaka. Retrieved from https://idiyas.com/inventor/ikenna-odinaka

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 80

% Patents Active = 100.0

Average Co-Inventor Count = 5.7

ph-index = 7

Forward Citations = 83(Granted Patents)

Forward Citations (Not Self Cited) = 5(Dec 10, 2025)

Inventors with similar research interests:

🔬 See more inventors

Company Filing History:

79 out of 302

Kepler Computing Inc.

patents

where one patent can have more than one assignee

Years Active: 2022-2026

Loading Chart...

Areas of Expertise:

Asynchronous Full-Adder

Majority Gate

Ferroelectric Material

Low Power Multiplier

Non-Linear Capacitors

Threshold Gate

Ripple Carry Adder

Combinational Logic

Reset Mechanism

Circuit Design

Multi-Function Gate

Area Optimization

80 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 12554462 - Asynchronous full-adder with majority or minority gates to generate an enable or an acknowledgement (2026-02-17),

2. 12524205 - Asynchronous full-adder with majority or minority gates to generate sum true output (2026-01-13),

3. 12524204 - Ferroelectric or paraelectric based low power multiplier (2026-01-13),

4. 12517701 - Sequential reset mechanism for a chain of majority or minority gates having non-linear polar material (2026-01-06),

5. 12481481 - Asynchronous carry-ripple adder with majority or minority gates (2025-11-25),

6. 12451888 - Ripple carry adder with ferroelectric or paraelectric wide-input minority or majority gates (2025-10-21),

7. 12445134 - Diode connected non-linear input capacitors based majority gate (2025-10-14),

8. 12436739 - Non-linear polar material based low power multiplier with transmission-gate based reset mechanism (2025-10-07),

9. 12411657 - Asynchronous full-adder with majority or minority gates to generate carry-out true output (2025-09-09),

10. 12405768 - Asynchronous full-adder with majority or minority gates to generate carry-out false output (2025-09-02),

11. 12379898 - Asynchronous full-adder with majority or minority gates to generate sum false output (2025-08-05),

12. 12374377 - Ferroelectric or paraelectric wide-input minority or majority gate based low power adder (2025-07-29),

13. 12334923 - Multi-cycle reset mechanism for a chain of majority gates having non-linear polar material (2025-06-17),

14. 12334918 - Stacked non-planar capacitors based multi-function linear threshold gate with input based adaptive threshold (2025-06-17),

15. 12322743 - Multi-function threshold gate with input based adaptive threshold and with stacked non-planar paraelectric capacitors (2025-06-03),

Title: Inventor Ikenna Odinaka: Revolutionizing Technology in Durham

Introduction: Ikenna Odinaka is a visionary inventor based in Durham, NC, known for his groundbreaking contributions to the field of technology.

Latest Patents: Odinaka's latest patents include innovative solutions in artificial intelligence, renewable energy, and sustainable transportation.

Career Highlights: With a career spanning over two decades, Ikenna Odinaka has established himself as a leading figure in the tech industry, with a focus on creating solutions that address pressing global challenges.

Collaborations: Throughout his career, Odinaka has collaborated with top research institutions, universities, and tech companies to bring his inventions to life and make a positive impact on society.

Conclusion: Ikenna Odinaka's passion for innovation and his dedication to creating a better future through technology make him a true pioneer in the field of inventions.

Profile summary based on public USPTO records.

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]