IDiyas

For the Inventor, By the Inventor

Colchester, VT, United States of America

Howard L Kalter

USPTO Granted Patents = 64

Average Co-Inventor Count = 3.9

ph-index = 32

Forward Citations = 3,322(Granted Patents)


Inventors with similar research interests:


Location History:

  • Chittenden County, VT (US) (1999)
  • Colchester, VT (US) (1976 - 2004)

Company Filing History:

goldMedal63 out of 164,108 
 
International Business Machines Corporation
 patents
silverMedal1 out of 832,680 
Other
 patents

Years Active: 1976-2004

Loading Chart...
64 patents (USPTO):
1. 6730529 - Method for chip testing (2004-05-04),
2. 6440801 - Structure for folded architecture pillar memory cell (2002-08-27),
3. 6429080 - Multi-level dram trench store utilizing two capacitors and two plates (2002-08-06),
4. 6426904 - Structures for wafer level test and burn-in (2002-07-30),
5. 6369671 - Voltage controlled transmission line with real-time adaptive control (2002-04-09),
6. 6345380 - Interconnected integrated circuits having reduced inductance during switching and a method of interconnecting such circuits (2002-02-05),
7. 6316309 - Method of forming self-isolated and self-aligned 4F-square vertical FET-trench DRAM cells (2001-11-13),
8. 6294942 - Method and apparatus for providing self-terminating signal lines (2001-09-25),
9. 6282115 - Multi-level DRAM trench store utilizing two capacitors and two plates (2001-08-28),
10. 6255899 - Method and apparatus for increasing interchip communications rates (2001-07-03),
11. 6233184 - Structures for wafer level test and burn-in (2001-05-15),
12. 6177818 - Complementary depletion switch body stack off-chip driver (2001-01-23),
13. 6177809 - Redundant input/output driver circuit (2001-01-23),
14. 6137128 - Self-isolated and self-aligned 4F-square vertical fet-trench dram cells (2000-10-24),
15. 6114725 - Structure for folded architecture pillar memory cell (2000-09-05),

Title: An Insight into the Patents and Contributions of Howard L Kalter

Introduction: Howard L Kalter, based in Colchester, Vermont, is a renowned inventor with an impressive portfolio of 64 patents. His contributions to the field of semiconductor technology and memory cell architecture have been pivotal in advancing electronic performance and efficiency.

Latest Patents: Among his latest innovations, Kalter has developed a "Method for chip testing," which focuses on enhancing the test procedures in the manufacturing process. This method incorporates a unique process where an insulator layer is deposited over chips, selectively opening areas for testing while preserving the integrity of other vias. Additionally, he has introduced a "Structure for folded architecture pillar memory cell," which reveals a densely packed array of vertical semiconductor devices. This technology enables more efficient memory operations, facilitating direct tunneling in both volatile and non-volatile configurations.

Career Highlights: Throughout his career, Kalter has significantly influenced the semiconductor industry, primarily during his time at the International Business Machines Corporation (IBM). His innovative spirit has led to various breakthroughs that address complex challenges in memory cell architecture and chip functionality.

Collaborations: Kalter has collaborated with renowned professionals in the field, including Claude Louis Bertin and Wayne John Howell. These partnerships have likely contributed to the depth and breadth of his innovative work, enhancing the quality of technology developed in his patents.

Conclusion: Howard L Kalter’s extensive patents and collaborations highlight his role as a key contributor to semiconductor innovation. His advancements not only serve the current technological landscape but also pave the way for future developments. As his body of work continues to evolve, Kalter remains a prominent figure in the quest for enhanced electronic solutions.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…