IDiyas

For the Inventor, By the Inventor

South Burlington, VT, United States of America

Hemen R Shah

USPTO Granted Patents = 8

Average Co-Inventor Count = 6.5

ph-index = 5

Forward Citations = 81(Granted Patents)


Location History:

  • Essex Jct., VT (US) (1996)
  • Essex, Jct, VT (US) (1996)
  • South Burlington, VT (US) (2009 - 2011)

Company Filing History:

goldMedal7 out of 164,108 
 
International Business Machines Corporation
 patents
silverMedal1 out of 832,680 
Other
 patents

Years Active: 1996-2011

Loading Chart...
8 patents (USPTO):
1. 8016482 - Method and systems of powering on integrated circuit (2011-09-13),
2. 7898286 - Critical path redundant logic for mitigation of hardware across chip variation (2011-03-01),
3. 7823107 - Transition balancing for noise reduction/Di/Dt reduction during design, synthesis, and physical design (2010-10-26),
4. 7716007 - Design structures of powering on integrated circuit (2010-05-11),
5. 7643591 - Transition balancing for noise reduction /Di/Dt reduction during design, synthesis, and physical design (2010-01-05),
6. 7483806 - Design structures, method and systems of powering on integrated circuit (2009-01-27),
7. 5532970 - No latency pipeline (1996-07-02),
8. 5490114 - High performance extended data out (1996-02-06),
This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…