Seongnam, South Korea

Eun Seok Choi

This inventor holds 38 USPTO granted patents and 15 published patent applications and 2 EPO patents, primarily in Semiconductor Memory. Top assignees: Skhynix Inc., Lg Electronics Inc., Hynix Semiconductor Inc.. Active years: 2009-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Eun Seok Choi. Retrieved from https://idiyas.com/inventor/eun-seok-choi-qcgr3uat

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 38 

% Patents Active = 89.5


Average Co-Inventor Count = 2.1

ph-index = 10

Forward Citations = 453(Granted Patents)


Location History:

  • Seoul, KR (2015 - 2017)
  • Seongnam-si, KR (2009 - 2022)
  • Gyeonggi-do, KR (2014 - 2023)
  • Icheon-si, KR (2024)
  • Icheon-si Gyeonggi-do, KR (2024)

Company Filing History:


Years Active: 2009-2026

Loading Chart...
Loading Chart...
Areas of Expertise:
Semiconductor Memory Device
Vertical Channel Structure
3D Non-Volatile Memory
Allulose Epimerase Variant
Memory Device
Portable Terminals
Charger
Lighting Apparatus
Flash Memory Device
Charge Trap Type Memory
Manufacturing Method
38 patents (USPTO):Explore Patents

Title: Innovations of Eun Seok Choi in Semiconductor Memory Technology

Introduction

Eun Seok Choi, an accomplished inventor based in Seongnam-si, South Korea, holds a remarkable portfolio of 25 patents. His contributions primarily focus on semiconductor memory technologies, which play a crucial role in modern electronics.

Latest Patents

Among his latest patents are two groundbreaking inventions related to semiconductor memory devices. The first patent describes a **semiconductor memory device of vertical channel structure and method of manufacturing the same**. This innovation encompasses a gate stack formed by interlayer insulating layers and conductive patterns, arranged vertically on a substrate. It features a channel structure that passes through the gate stack, with an upper end extending above it. The memory layer that surrounds the channel structure's sidewall, along with the source layer situated on the gate stack, is designed to enhance memory efficiency.

The second patent involves a **semiconductor memory device and method of manufacturing semiconductor memory device**, detailing a device that also includes a sophisticated gate stack. This device is characterized by a dummy stack and multiple step-shaped grooves, which are defined at varying depths. The intricate design includes gap-fill insulating patterns that optimize the performance of the memory device, showcasing Choi's innovative approach to semiconductor technology.

Career Highlights

Eun Seok Choi has had a significant impact on the semiconductor field through his work with leading companies. He has played key roles at Skhynix Inc. and Hynix Semiconductor Inc., where he contributed to advancements in semiconductor technology. His expertise has been pivotal in enhancing memory solutions, addressing the increasing demand for efficient memory devices.

Collaborations

Throughout his career, Choi has collaborated with skilled professionals in the industry. Notable coworkers include Jung Seok Oh and Jung Ryul Ahn, who have worked alongside him in the research and development of innovative semiconductor technologies. These collaborations have further enriched his contributions to the field.

Conclusion

Eun Seok Choi stands out as a prominent inventor in semiconductor memory technologies. With 25 patents to his name, his latest innovations demonstrate a commitment to advancing the field of electronics. His work not only reflects individual brilliance but also highlights the importance of collaboration in fostering innovation. Emphasizing vertical structures in memory devices, Choi continues to push the boundaries of what is possible in semiconductor technology.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…