logo

For the Inventor, By the Inventor

Chandler, AZ, United States of America

Eric W Tisinger

This inventor holds 12 USPTO granted patents. Top assignees: Motorola Corporation, Freescale Semiconductor,inc., Texas Instruments Corporation. Active years: 1989-2022.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Eric W Tisinger. Retrieved from https://idiyas.com/inventor/eric-w-tisinger

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 12

% Patents Active = 100.0

Average Co-Inventor Count = 1.6

ph-index = 5

Forward Citations = 166(Granted Patents)


Company Filing History:

goldMedal7 out of 20,290 
 
Motorola Corporation
 patents
silverMedal3 out of 5,491 
 
Freescale Semiconductor,inc.
 patents
bronzeMedal2 out of 29,888 
 
Texas Instruments Corporation
 patents

Years Active: 1989-2022

Loading Chart...
12 patents (USPTO):Explore Patents
1. 11349393 - Wide input voltage low IQ switching converter (2022-05-31),
2. 10164535 - Cycle-by-cycle peak current limiting in current mode buck/boost converters (2018-12-25),
3. 9116165 - Microelectromechanical system package and method of testing (2015-08-25),
4. 8344779 - Comparator circuit with hysteresis, test circuit, and method for testing (2013-01-01),
5. 8274303 - Schmitt trigger with test circuit and method for testing (2012-09-25),
6. 5502370 - Power factor control circuit having a boost current for increasing a (1996-03-26),
7. 5477175 - Off-line bootstrap startup circuit (1995-12-19),
8. 5418410 - Leading edge blanking circuit (1995-05-23),
9. 5270585 - Output driver stage with two tier current limit protection (1993-12-14),
10. 5079453 - Slope compensation circuit for stabilizing current mode converters (1992-01-07),
11. 4980791 - Universal power supply monitor circuit (1990-12-25),
12. 4829197 - Driver circuit with boost and feedback portions for improving output (1989-05-09),
Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…