logo

For the Inventor, By the Inventor

Hudson, NH, United States of America

Douglas F Pastorello

This inventor holds 32 USPTO granted patents, primarily in Analog-Digital Conversion. Top assignees: Silicon Laboratories Inc., Cirrus Logic Inc., Skyworks Solutions, Inc.. Active years: 1999-2024.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Douglas F Pastorello. Retrieved from https://idiyas.com/inventor/douglas-f-pastorello

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 32

% Patents Active = 90.6

Average Co-Inventor Count = 2.4

ph-index = 10

Forward Citations = 290(Granted Patents)


Location History:

  • Nashua, NH (US) (2017)
  • Hudson, NH (US) (1999 - 2024)

Company Filing History:

goldMedal17 out of 1,785 
 
Silicon Laboratories Inc.
 patents
silverMedal11 out of 2,684 
 
Cirrus Logic Inc.
 patents
bronzeMedal3 out of 2,884 
 
Skyworks Solutions, Inc.
 patents
4. 1 out of 104 
 
Crystal Semiconductor Corporation
 patents

Years Active: 1999-2024

Loading Chart...
Areas of Expertise:
Time-To-Digital Converter
Phase-Locked Loop
Voltage-Controlled Oscillator
Microcontroller Unit
High-Speed Divider
Programmable I/O Cell
Frequency Detector
Energy-To-Pulse Converter
Analog-To-Digital Converter
Power Saving Mode
Delay Systems
FIR Filter
32 patents (USPTO):Explore Patents
1. 11888493 - Calibration of a time-to-digital converter using a virtual phase-locked loop (2024-01-30),
2. 11563441 - Calibration of a time-to-digital converter using a virtual phase-locked loop (2023-01-24),
3. 11283459 - Calibration of a time-to-digital converter using a virtual phase-locked loop (2022-03-22),
4. 10833682 - Calibration of an interpolative divider using a virtual phase-locked loop (2020-11-10),
5. 10819353 - Spur cancellation in a PLL system with an automatically updated target spur frequency (2020-10-27),
6. 10511312 - Metastable-free output synchronization for multiple-chip systems and the like (2019-12-17),
7. 9588497 - Differential voltage-controlled oscillator analog-to-digital converter using input-referred offset (2017-03-07),
8. 8041975 - Programmable I/O cell capable of holding its state in power-down mode (2011-10-18),
9. 8020010 - Memory power controller (2011-09-13),
10. 8010819 - Microcontroller unit (MCU) with power saving mode (2011-08-30),
11. 7562275 - Tri-level test mode terminal in limited terminal environment (2009-07-14),
12. 7551009 - High-speed divider with reduced power consumption (2009-06-23),
13. 7502434 - Frequency detector including a variable delay filter (2009-03-10),
14. 7441131 - MCU with power saving mode (2008-10-21),
15. 7405601 - High-speed divider with pulse-width control (2008-07-29),

Title: The Innovative Journey of Douglas F. Pastorello

Introduction: Douglas F. Pastorello, a visionary inventor based in Hudson, NH, has made significant contributions to the field of technology through his groundbreaking innovations.

Latest Patents: Douglas F. Pastorello holds several patents in various technological domains, showcasing his versatility and creativity in inventing new solutions to complex problems.

Career Highlights: With a career spanning over two decades, Douglas F. Pastorello has established himself as a prominent figure in the world of innovation. His work has not only revolutionized industries but has also inspired aspiring inventors worldwide.

Collaborations: Throughout his career, Douglas F. Pastorello has collaborated with leading tech companies, research institutions, and universities to bring his ideas to life. These collaborations have been instrumental in the success of his inventions.

Conclusion: Douglas F. Pastorello's passion for innovation, coupled with his relentless drive to push the boundaries of what is possible, has solidified his legacy as a pioneering inventor in the technological landscape.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…