Dale Kersten

This inventor holds 13 USPTO granted patents and 3 published patent applications and 1 EPO patent. Top assignee: Sanmina Corporation. Active years: 2017-2026.

USPTO Granted Patents = 13 (Patent Applications = 3)

% Patents Active = 76.9

EPO Patents = 1 (Patent Applications = 4)

Average Co-Inventor Count = 2.4

ph-index = 2

Forward Citations = 15(Granted Patents)

Location History:

Ben Lomond, CA (US) (2019 - 2022)
San Jose, CA (US) (2017 - 2023)

Company Filing History:

13 out of 99

Sanmina Corporation

patents

Years Active: 2017-2026

Loading Chart...

13 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 12575036 - Method of forming high aspect ratio plated through holes (2026-03-10),

2. 12150254 - Method of forming a laminate structure having a plated through-hole using a removable cover layer (2024-11-19),

3. 11765827 - Simultaneous and selective wide gap partitioning of via structures using plating resist (2023-09-19),

4. 11399439 - Methods of forming high aspect ratio plated through holes and high precision stub removal in a printed circuit board (2022-07-26),

5. 11246226 - Laminate structures with hole plugs and methods of forming laminate structures with hole plugs (2022-02-08),

6. 10757819 - Method of forming a laminate structure having a plated through-hole using a removable cover layer (2020-08-25),

7. 10667390 - Simultaneous and selective wide gap partitioning of via structures using plating resist (2020-05-26),

8. 10362687 - Simultaneous and selective wide gap partitioning of via structures using plating resist (2019-07-23),

9. 10237983 - Method for forming hole plug (2019-03-19),

10. 10188001 - Methods of forming high aspect ratio plated through holes and high precision stub removal in a printed circuit board (2019-01-22),

11. 10123432 - Simultaneous and selective wide gap partitioning of via structures using plating resist (2018-11-06),

12. 9781844 - Simultaneous and selective wide gap partitioning of via structures using plating resist (2017-10-03),

13. 9781830 - Simultaneous and selective wide gap partitioning of via structures using plating resist (2017-10-03),

Title: Top Inventor in San Jose

Introduction: Shan Liu is a prominent inventor based in San Jose, California. Notably, she is a woman who has made significant contributions to her field.

Latest Patents: Shan Liu holds several recent patents that showcase her innovative work and dedication to advancing technology.

Career Highlights: Throughout her career, Shan has achieved numerous milestones that highlight her expertise and impact in the industry.

Collaborations: She has collaborated with various organizations and professionals, further enhancing her contributions to innovation.

Conclusion: Shan Liu stands out as a leading inventor in San Jose, inspiring future generations with her achievements.