Hsinchu, Taiwan

Chia-chi Ho

This inventor holds 1 USPTO granted patent and 4 published patent applications. Top assignee: Taiwan Semiconductor Manufacturing Comp. Ltd.. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Chia-chi Ho. Retrieved from https://idiyas.com/inventor/chia-chi-ho-q19b5mli

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 1 

% Patents Active = 100.0

Average Co-Inventor Count = 7.0

ph-index = 1


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Chia-chi Ho and Semiconductor Testing Innovation.

Introduction

Chia-chi Ho is an inventor associated with Hsinchu, Taiwan, and Taiwan Semiconductor Manufacturing Company Limited. Her patent work addresses semiconductor-device design and testing.

Latest Patents

Ho is credited with 1 patent: “Semiconductor Device and Method of Testing the Same.” The disclosure describes a semiconductor device with a transistor-bearing substrate surrounded by a seal ring, an interconnect structure above the transistor, and a recess in the seal ring’s sidewall. A test pad in the interconnect structure extends to the recess, providing a feature for testing the device.

Career Highlights

Ho’s listed patent reflects work on integrating a test pad with a semiconductor device’s interconnect structure and seal ring. The design focuses on enabling testing within the device architecture.

Collaborations

Her listed coworkers include Chang-hung Yu and Chung-shi Chiang. The patent information connects Ho’s work with Taiwan Semiconductor Manufacturing Company Limited.

Conclusion

Chia-chi Ho’s patent documents a semiconductor testing approach that incorporates a test pad extending into a recess in the seal ring.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…