Suwon, South Korea

Bo Pu

This inventor holds 3 USPTO granted patents. Top assignee: Samsung Electronics Co., Ltd.. Active years: 2021-2022.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Bo Pu. Retrieved from https://idiyas.com/inventor/bo-pu

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 2.8

ph-index = 1


Company Filing History:


Years Active: 2021-2022

Loading Chart...
3 patents (USPTO):Explore Patents

Title: Bo Pu’s Semiconductor Packaging Innovations.

Introduction

Bo Pu is an inventor based in Suwon, South Korea. His patent work includes semiconductor packaging and stacked-package designs. He is associated with Samsung Electronics Co., Ltd., and the supplied information lists 3 patents.

Latest Patents

**Semiconductor package.** This invention describes a package with passivation layers, a substrate containing silicon, and a back-end-of-line (BEOL) layer. Through-silicon vias (TSVs) carry signals between the BEOL layer and lower pads. A ground TSV sits between two signal TSVs, connects to the BEOL layer at one end, and remains floating at the other.

**Stack packages.** This design combines first and second substrate packages, an interposer, and at least one semiconductor chip. The packages and interposer have pads arranged at different pitches, allowing the stack to accommodate differing pad-spacing requirements.

Career Highlights

Pu’s listed inventions address package architecture, electrical connections, and integration of semiconductor components. His work reflects technical approaches to routing signals through package layers and assembling chips and substrates into compact stacks.

Collaborations

The supplied information identifies Jun So Pak and Sung Wook Moon as Pu’s coworkers. It does not specify their roles in the listed patent inventions.

Conclusion

Bo Pu’s patent portfolio, as described here, focuses on semiconductor packaging, including TSV-based signal routing and stacked packages with varied pad pitches.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…