logo

For the Inventor, By the Inventor

San Diego, CA, United States of America

Anirudh Rajendra Acharya

This inventor holds 30 USPTO granted patents and 7 published patent applications and 5 EPO patents, primarily in Graphics Processing Units. Top assignees: Advanced Micro Devices Corporation, Ati Technologies Ulc, Qualcomm Incorporated. Active years: 2017-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Anirudh Rajendra Acharya. Retrieved from https://idiyas.com/inventor/anirudh-rajendra-acharya

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 30 

% Patents Active = 90.0

 

Average Co-Inventor Count = 3.0

ph-index = 4

Forward Citations = 34(Granted Patents)


Location History:

  • San Diego, CA (US) (2017 - 2024)
  • Santa Clara, CA (US) (2024)

Company Filing History:

goldMedal25 out of 13,185 
 
Advanced Micro Devices Corporation
 patents
silverMedal7 out of 1,125 
 
Ati Technologies Ulc
 patents
bronzeMedal5 out of 45,060 
 
Qualcomm Incorporated
 patents
where one patent can have more than one assignee

Years Active: 2017-2026

Loading Chart...
Loading Chart...
Areas of Expertise:
Secure Memory Access
Graphics Processing Units
Workload-Based Clocking
Hybrid Binning
Two-Level Binning
Command Processor Prefetch
Context Switching
Render Passes
Delta Triplet Index Compression
Adaptive Context Switching
Preemption Techniques
Distributed Rendering
30 patents (USPTO):Explore Patents
1. 12541464 - Secure memory access in a virtualized computing environment (2026-02-03),
2. 12518463 - Graphics processing unit render mode selection system (2026-01-06),
3. 12505604 - Hybrid binning (2025-12-23),
4. 12498752 - Workload-based clocking for circuitry components (2025-12-16),
5. 12266030 - Processing system with selective priority-based two-level binning (2025-04-01),
6. 12154224 - Fine grained replay control in binning hardware (2024-11-26),
7. 12153958 - VMID as a GPU task container for virtualization (2024-11-26),
8. 12086899 - Graphics processing unit with selective two-level binning (2024-09-10),
9. 12051154 - Systems and methods for distributed rendering using two-level binning (2024-07-30),
10. 12014527 - Delta triplet index compression (2024-06-18),
11. 11972518 - Hybrid binning (2024-04-30),
12. 11947380 - Separate clocking for components of a graphics processing unit (2024-04-02),
13. 11900499 - Iterative indirect command buffers (2024-02-13),
14. 11880924 - Synchronization free cross pass binning through subpass interleaving (2024-01-23),
15. 11836091 - Secure memory access in a virtualized computing environment (2023-12-05),

Title: The Innovative Journey of Anirudh Rajendra Acharya

Introduction:

Anirudh Rajendra Acharya is a visionary inventor based in San Diego, CA, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents:

Anirudh Rajendra Acharya holds several patents in the areas of artificial intelligence, machine learning, and robotics, showcasing his commitment to pushing the boundaries of technological advancement.

Career Highlights:

With a background in computer science and engineering, Anirudh Rajendra Acharya has had a prolific career marked by a series of successful inventions that have revolutionized the industry.

Collaborations:

Throughout his career, Anirudh Rajendra Acharya has collaborated with leading tech companies and research institutions to further develop and implement his innovative ideas, solidifying his reputation as a forward-thinker in the field.

Conclusion:

Anirudh Rajendra Acharya's relentless pursuit of innovation and his passion for creating cutting-edge solutions have established him as a prominent figure in the world of technology, with his work continuing to inspire future generations of inventors and innovators.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…