The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Nov. 26, 2024

Filed:

Oct. 07, 2022
Applicants:

Advanced Micro Devices, Inc., Santa Clara, CA (US);

Ati Technologies Ulc, Markham, CA;

Inventors:

Anirudh R. Acharya, San Diego, CA (US);

Michael J. Mantor, Orlando, FL (US);

Rex Eldon McCrary, Orlando, FL (US);

Anthony Asaro, Markham, CA;

Jeffrey Gongxian Cheng, Markham, CA;

Mark Fowler, Boxborough, MA (US);

Assignees:

Advanced Micro Devices, Inc., Santa Clara, CA (US);

ATI Technologies ULC, CA Markham, CA;

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G06F 9/46 (2006.01); G06F 9/48 (2006.01); G06F 9/52 (2006.01); G06F 9/54 (2006.01); G06F 12/1009 (2016.01); G06F 12/14 (2006.01); G06T 1/20 (2006.01);
U.S. Cl.
CPC ...
G06F 9/4881 (2013.01); G06F 9/52 (2013.01); G06F 9/54 (2013.01); G06F 12/1009 (2013.01); G06F 12/145 (2013.01); G06T 1/20 (2013.01);
Abstract

Systems, apparatuses, and methods for abstracting tasks in virtual memory identifier (VMID) containers are disclosed. A processor coupled to a memory executes a plurality of concurrent tasks including a first task. Responsive to detecting one or more instructions of the first task which correspond to a first operation, the processor retrieves a first identifier (ID) which is used to uniquely identify the first task, wherein the first ID is transparent to the first task. Then, the processor maps the first ID to a second ID and/or a third ID. The processor completes the first operation by using the second ID and/or the third ID to identify the first task to at least a first data structure. In one implementation, the first operation is a memory access operation and the first data structure is a set of page tables. Also, in one implementation, the second ID identifies a first application of the first task and the third ID identifies a first operating system (OS) of the first task.


Find Patent Forward Citations

Loading…