Laguna Niguel, CA, United States of America

Aaron W Buchwald

This inventor holds 31 USPTO granted patents and 1 EPO patent, primarily in Clock Recovery Systems. Top assignees: Broadcom Corporation, Entropic Communications, Inc., Marvell Asia Pte., Ltd.. Active years: 2000-2023.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Aaron W Buchwald. Retrieved from https://idiyas.com/inventor/aaron-w-buchwald

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 54.8


Average Co-Inventor Count = 3.4

ph-index = 11

Forward Citations = 599(Granted Patents)


Location History:

  • Laguna Niguel, CA (US) (2000 - 2006)
  • Irvine, CA (US) (2015)
  • Carlsbad, CA (US) (2017 - 2018)
  • Newport Coast, CA (US) (2003 - 2022)
  • Newport Beach, CA (US) (2020 - 2023)

Company Filing History:


Years Active: 2000-2023

Loading Chart...
Loading Chart...
Areas of Expertise:
Clock Recovery
Data Transceiver
Adaptive Equalization
Analog to Digital Converter
Timing Recovery
Phase Interpolator
Skew Minimization
High-Speed Data Link
Fractional-N PLL
Receiver Equalization
Calibration Methods
Switched-Capacitor Architecture
31 patents (USPTO):Explore Patents

Title: Aaron W. Buchwald: Innovator in Clock and Data Recovery Technologies

Introduction

Aaron W. Buchwald, based in Laguna Niguel, California, is a recognized inventor with an impressive portfolio of 31 patents. His work primarily focuses on advancing technologies in electrical circuits, particularly in the domain of clock and data recovery systems. Through his innovations, Buchwald has significantly contributed to the field of high data rate communication.

Latest Patents

Among his latest patents, one notable invention is the "Clock and Data Recovery Devices with Fractional-N PLL." This invention pertains to data communication and aims to enhance clock and data recovery architecture for high-speed wireline communication links. The device comprises a phase detector, loop filter, and fractional-N Phase-Locked Loop (PLL), which generates an output clock signal based on the loop filter's output. This architecture provides improved performance for high data rate applications.

Another remarkable patent is focused on "Systems and Methods for Generating Clock Signals." This invention introduces a clock generator that operates with a source clock generating a low-frequency source clock signal. A clock multiplier then amplifies this signal to a high frequency, which is subsequently adjusted by a time adjustment module that applies a compensation signal. This compensation signal is derived from a jitter measurement module, enhancing the stability and reliability of the generated clock signals.

Career Highlights

Buchwald’s career includes significant roles at prominent companies, including Broadcom Corporation and Entropic Communications, Inc. His tenure at these organizations allowed him to work on cutting-edge technologies in the semiconductor and communication industries, further solidifying his reputation as a leading inventor in his field.

Collaborations

Throughout his career, Aaron has collaborated with notable colleagues such as Hui Wang and Howard A. Baumer. These collaborations have fostered the exchange of ideas and innovations, contributing to advancements in electrical engineering and data communications.

Conclusion

Aaron W. Buchwald's contributions to the field of electrical circuits, specifically in clock and data recovery technologies, exemplify the spirit of innovation. With an extensive portfolio of patents and a successful career working with leading technology firms, Buchwald continues to influence advancements in high-speed communication technologies. His work not only elevates industry standards but also inspires future innovations in the realm of electronics.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…