logo

For the Inventor, By the Inventor

Sunnyvale, CA, United States of America

Vertex Semiconductor Corporation


USPTO Granted Patents = 3

Forward Citations = 111

Loading Chart...
Loading Chart...

7 inventors (with patents filed for the assignee):

goldMedal William Warren Walker (1 out of 39 patents)

silverMedal Michael A Ang (1 out of 44 patents)

bronzeMedal Andrea Nguyen (1 out of 2 patents)

4.  Brent W Miller (1 out of 1 patent)

5.  Laurence H Cooke (1 out of 12 patents)

6.  Charles C Stearns (1 out of 13 patents)

7.  Joe Yeun (1 out of 1 patent)


3 patents:

1. 5418755 - Memory buffer having selective flush capability (1995-05-23),
2. 5406143 - GTL to CMOS level signal converter, method and apparatus (1995-04-11),
3. 5130568 - Scannable latch system and method (1992-07-14),
logo

Company Badge

USPTO Data Jan 1 1976 - Sep 15 2026

3 Patents

#611 in Sunnyvale, CA

#16,817 in California

#73,706 in US

Sunnyvale, CA (US)
Sunnyvale, CA, United States of America

Vertex Semiconductor Corporation

Forward Citations = 111

7 inventors:

goldMedal William Warren Walker (1 out of 39 patents)

silverMedal Michael A Ang (1 out of 44 patents)

bronzeMedal Andrea Nguyen (1 out of 2 patents)

4.  Brent W Miller (1 out of 1 patent)

5.  Laurence H Cooke (1 out of 12 patents)

Please report any incorrect information to [email protected]
Loading…