For the Inventor, By the Inventor

Enter assignee name

San Mateo, CA, United States of America

Sifive, Inc.

USPTO Granted Patents = 110

EPO Patents = 11

Trademarks = 3

Forward Citations = 32

Loading Chart...

Loading Chart...

69 inventors (with patents filed for the assignee):

Wesley Waylon Terpstra (31 out of 31 patents)

Krste Asanovic (23 out of 24 patents)

Henry Cook (19 out of 19 patents)

4. Andrew Waterman (18 out of 18 patents)

5. Eric Andrew Gouldey (13 out of 13 patents)

6. John Ingalls (12 out of 12 patents)

7. Michael Klinglesmith (11 out of 11 patents)

8. Bradley Gene Burgess (8 out of 8 patents)

9. Ernest L Edgar (6 out of 6 patents)

10. Josh Smith (6 out of 6 patents)

11. Han Chen (5 out of 5 patents)

12. Yunsup Lee (5 out of 5 patents)

13. David Kravitz (5 out of 17 patents)

14. Mohit Gupta (4 out of 19 patents)

15. Ryan Macdonald (4 out of 4 patents)

Core Competencies:

Atomic Memory Operations

Cache Management

Vector Instruction Processing

Integrated Circuit Generation

Secure Debug Architecture

Memory Protection

Prefetching Techniques

Error Management

Dynamic Design Flows

Out-of-Order Processing

Fault Tolerant Processing

Instruction Issue Control

110 patents: Sort by Forward Citations

1. 12754997 - Secure control flow prediction (2026-10-06),

2. 12748591 - Canceling prefetch of cache blocks based on an address and a bit field (2026-09-29),

3. 12737302 - Concurrent support for multiple cache inclusivity schemes using low priority evict operations (2026-09-15),

4. 12737023 - Selectable and hierarchical power management (2026-09-15),

5. 12711078 - DOWNGRADING A PERMISSION ASSOCIATED WITH DATA STORED IN A CACHE (2026-08-18),

6. 12711076 - PAGE TABLE ENTRY CACHES WITH MULTIPLE TAG LENGTHS (2026-08-18),

7. 12710984 - Processor Power Management Using Instruction Throttling (2026-08-18),

8. 12681730 - Measuring performance associated with processing instructions based on counters for different events (2026-07-14),

9. 12675367 - Cycle accurate tracing of vector instructions (2026-07-07),

10. 12664098 - Address boundary functions for physical and localized addresses (2026-06-23),

11. 12663994 - Supporting multiple vector lengths with configurable vector register file (2026-06-23),

12. 12663992 - Predicting a vector length associated with a configuration instruction (2026-06-23),

13. 12650465 - Selecting an output as a system output responsive to an indication of an error (2026-06-09),

14. 12632631 - Making circuitry having an attribute (2026-05-19),

15. 12625833 - Flexible power management interface (2026-05-12),

Company Overview

Sifive, Inc. is a leading innovator in integrated circuit design, specializing in advanced semiconductor technologies. The company focuses on developing solutions that enhance atomic memory operations, cache management, and vector instruction processing. With a strong emphasis on secure debug architecture and memory protection, Sifive aims to address the evolving needs of the semiconductor industry. Their expertise extends to prefetching techniques and error management, positioning them as a key player in the advancement of efficient and reliable integrated circuits.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 6 2026

110 Patents

#12 in San Mateo, CA

#787 in California

#3,474 in US

#7,156 in the World

San Mateo, CA, United States of America

Sifive, Inc.

Forward Citations = 32

69 inventors:

Wesley Waylon Terpstra (31 out of 31 patents)

Krste Asanovic (23 out of 24 patents)

Henry Cook (19 out of 19 patents)

4. Andrew Waterman (18 out of 18 patents)

5. Eric Andrew Gouldey (13 out of 13 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Sifive, Inc.. Retrieved from https://idiyas.com/company/sifive

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…