Trademarks = 3

Forward Citations = 22

Loading Chart...

3 inventors (with patents filed for the assignee):

Kenneth S Bahl (9 out of 24 patents)

Konstantine N Karavakis (9 out of 74 patents)

Steve Carney (2 out of 2 patents)

9 patents: Sort by Forward Citations

1. 10306756 - Circuit board with catalytic adhesive (2019-05-28),

2. 9942981 - Circuit board apparatus and method (2018-04-10),

3. 9922951 - Integrated circuit wafer integration with catalytic laminate or adhesive (2018-03-20),

4. 9706667 - Via in a printed circuit board (2017-07-11),

5. 9706650 - Catalytic laminate apparatus and method (2017-07-11),

6. 9674967 - Via in a printed circuit board (2017-06-06),

7. 9631279 - Methods for forming embedded traces (2017-04-25),

8. 9398703 - Via in a printed circuit board (2016-07-19),

9. 9380700 - Method for forming traces of a printed circuit board (2016-06-28),

Company Overview

Sierra Circuits is a leading provider of quick-turn PCB fabrication and assembly services for high-tech industries. With over 30 years of experience, Sierra Circuits offers fast turnaround times, strict quality control, and competitive pricing to meet the unique needs of their customers. They specialize in providing advanced PCB solutions for industries such as aerospace, medical devices, telecommunications, and more.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 6 2026

9 Patents

#334 in Sunnyvale, CA

#7,730 in California

#32,565 in US

Sunnyvale, CA, United States of America

Sierra Circuits, Inc.

Forward Citations = 22

3 inventors:

Kenneth S Bahl (9 out of 24 patents)

Konstantine N Karavakis (9 out of 74 patents)

Steve Carney (2 out of 2 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Sierra Circuits, Inc.. Retrieved from https://idiyas.com/company/sierra-circuits

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]