For the Inventor, By the Inventor

Enter assignee name

Sunnyvale, CA, United States of America

North American Philips Corp, Signetics Division

Calculating rank

USPTO Granted Patents = 33

Forward Citations = 529

Loading Chart...

Loading Chart...

42 inventors (with patents filed for the assignee):

Rudy J Van De Plassche (6 out of 20 patents)

Thomas D Fletcher (3 out of 71 patents)

Peter G Baltus (3 out of 4 patents)

4. Johan Hendrik Huijsing (2 out of 42 patents)

5. Janet M Flanner (2 out of 16 patents)

6. Eliot K Broadbent (2 out of 33 patents)

7. Russell C Ellwanger (2 out of 2 patents)

8. Edward A Burton (2 out of 9 patents)

9. Jan Lodewijk De Jong (1 out of 42 patents)

10. Robert A Blauschild (1 out of 16 patents)

11. Deepraj S Puar (1 out of 15 patents)

12. Michelangelo Delfino (1 out of 20 patents)

13. Ting P Yen (1 out of 5 patents)

14. Edward L Sill (1 out of 3 patents)

15. Charles E Dike (1 out of 6 patents)

Core Competencies:

Trench Isolation

Memory Element

Differential Amplifier

Semiconductor Fabrication

Fusible Link

Schottky Rectifier

Voltage Translator

Error Correction Circuit

Field-Effect Transistor

Integrated Circuits

Programmable Read-Only Memory

Emitter-Coupled Logic

33 patents: Sort by Forward Citations

1. 5179038 - High density trench isolation for MOS circuits (1993-01-12),

2. 5128562 - Memory element with high metastability-immunity (1992-07-07),

3. 5115206 - Merged differential amplifier and current source (1992-05-19),

4. 5063175 - Method for manufacturing a planar electrical interconnection utilizing (1991-11-05),

5. 5059558 - Use of venting slots to improve hermetic seal for semiconductor dice (1991-10-22),

6. 5021358 - Semiconductor fabrication process using sacrificial oxidation to reduce (1991-06-04),

7. 5015604 - Fabrication method using oxidation to control size of fusible link (1991-05-14),

8. 5006476 - Transistor manufacturing process using three-step base doping (1991-04-09),

9. 4976809 - Method of forming an aluminum conductor with highly oriented grain (1990-12-11),

10. 4946803 - Method for manufacturing a Schottky-type rectifier having controllable (1990-08-07),

11. 4939517 - Circuit for synchronizing transitions of bits in a digital code (1990-07-03),

12. 4933736 - Programmable read-only memory (1990-06-12),

13. 4918398 - Differential amplifier using voltage level shifting to achieve (1990-04-17),

14. 4905137 - Data bus control of ROM units in information processing system (1990-02-27),

15. 4897656 - Complementary voltage interpolation circuit with transmission delay (1990-01-30),

Company Overview

North American Philips Corp, Signetics Division, is a prominent player in the semiconductor industry, specializing in the development and manufacturing of integrated circuits and related technologies. With a focus on innovation, the division supports various applications across consumer electronics, telecommunications, and industrial sectors. Based in Sunnyvale, California, it leverages advanced research in microelectronics and digital solutions to enhance product performance and drive technological advancements in North America and beyond.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 27 2026

33 Patents

#135 in Sunnyvale, CA

#2,463 in California

#10,312 in US

#20,172 in the World

Sunnyvale, CA, United States of America

North American Philips Corp, Signetics Division

Forward Citations = 529

42 inventors:

Rudy J Van De Plassche (6 out of 20 patents)

Thomas D Fletcher (3 out of 71 patents)

Peter G Baltus (3 out of 4 patents)

4. Johan Hendrik Huijsing (2 out of 42 patents)

5. Janet M Flanner (2 out of 16 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: North American Philips Corp, Signetics Division. Retrieved from https://idiyas.com/company/north-american-philipssignetics-division

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…