For the Inventor, By the Inventor

Enter assignee name

Fremont, CA, United States of America

Bitmicro Networks, Inc.

USPTO Granted Patents = 55

% Expired Patents = 9.1

Forward Citations = 1,279

Loading Chart...

Loading Chart...

62 inventors (with patents filed for the assignee):

Ricardo H Bruce (21 out of 30 patents)

Rey H Bruce (10 out of 13 patents)

Marlon Basa Verdan (9 out of 10 patents)

4. Rolando H Bruce (8 out of 16 patents)

5. Cyrill Coronel Ponce (6 out of 10 patents)

6. Reyjan C Lanuza (5 out of 6 patents)

7. Joel Alonzo Baylon (4 out of 6 patents)

8. Bernard Sherwin Leung Chiw (4 out of 5 patents)

9. Marizonne Operio Fuentes (4 out of 10 patents)

10. Bharadwaj Pudipeddi (3 out of 20 patents)

11. Elsbeth Lauren Tagayo Villapana (3 out of 5 patents)

12. Jarmie Dela Cruz Espuerta (3 out of 3 patents)

13. Jik-Jik Oyong Abad (3 out of 3 patents)

14. Precious Nezaiah Umali Pestano (3 out of 3 patents)

15. Alvin Anonuevo Manlapat (3 out of 3 patents)

Core Competencies:

FPGA Functionality

Data Transfer

Bus Arbitration

Flash Memory

Solid State Drive

Hybrid Caching

Memory Controller

Data Recovery

Non-Volatile Memory

DMA Transfer

Latency Reduction

Memory Management

55 patents: Sort by Forward Citations

1. 10627798 - FPGA functionality mode switch-over (2020-04-21),

2. 10489318 - Scatter-gather approach for parallel data transfer in a mass storage system (2019-11-26),

3. 10459842 - Data storage system with configurable prefetch buffers (2019-10-29),

4. 10430303 - Bus arbitration with routing and failover mechanism (2019-10-01),

5. 10423554 - Bus arbitration with routing and failover mechanism (2019-09-24),

6. 10402315 - Data storage system configured to write volatile scattered memory metadata to a non-volatile memory (2019-09-03),

7. 10216596 - Fast consistent write in a distributed system (2019-02-26),

8. 10120694 - Embedded system boot from a storage device (2018-11-06),

9. 10078604 - Interrupt coalescing (2018-09-18),

10. 10055150 - Writing volatile scattered memory metadata to flash device (2018-08-21),

11. 10042792 - Method for transferring and receiving frames across PCI express bus for SSD device (2018-08-07),

12. 10025736 - Exchange message protocol message transmission between two devices (2018-07-17),

13. 10013373 - Multi-level message passing descriptor (2018-07-03),

14. 10007561 - Multi-mode device for flexible acceleration and storage provisioning (2018-06-26),

15. 9971524 - Scatter-gather approach for parallel data transfer in a mass storage system (2018-05-15),

Company Overview

Bitmicro Networks, Inc. is a technology company based in Fremont, California, specializing in advanced data storage systems. The organization focuses on developing innovative solutions that leverage FPGA functionality, enabling efficient data transfer and bus arbitration. Their expertise extends to flash memory and solid-state drives, with a strong emphasis on hybrid caching and memory controller technologies. Bitmicro is dedicated to enhancing data recovery processes, ensuring reliability and performance in storage applications across various industries.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 13 2026

55 Patents

#45 in Fremont, CA

#1,515 in California

#6,456 in US

#12,922 in the World

Fremont, CA, United States of America

Bitmicro Networks, Inc.

Forward Citations = 1,279

62 inventors:

Ricardo H Bruce (21 out of 30 patents)

Rey H Bruce (10 out of 13 patents)

Marlon Basa Verdan (9 out of 10 patents)

4. Rolando H Bruce (8 out of 16 patents)

5. Cyrill Coronel Ponce (6 out of 10 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Bitmicro Networks, Inc.. Retrieved from https://idiyas.com/company/bitmicro-networks

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…