The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Feb. 10, 2015

Filed:

Jul. 24, 2013
Applicant:

Xintec Inc., Jhongli, TW;

Inventors:

Yu-Lung Huang, Daxi Township, TW;

Chao-Yen Lin, New Taipei, TW;

Wei-Luen Suen, New Taipei, TW;

Chien-Hui Chen, Zhongli, TW;

Assignee:

Xintec, Inc., Jhongli, TW;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H01L 29/06 (2006.01); H01L 23/498 (2006.01); H01L 23/00 (2006.01); H01L 23/31 (2006.01); H01L 21/56 (2006.01); H01L 21/683 (2006.01);
U.S. Cl.
CPC ...
H01L 23/49805 (2013.01); H01L 24/95 (2013.01); H01L 23/3121 (2013.01); H01L 21/561 (2013.01); H01L 21/6835 (2013.01); H01L 24/05 (2013.01); H01L 24/48 (2013.01); H01L 2221/68327 (2013.01); H01L 2221/6834 (2013.01); H01L 2221/68381 (2013.01); H01L 2224/0401 (2013.01); H01L 2224/04042 (2013.01); H01L 2224/05558 (2013.01); H01L 2224/16227 (2013.01); H01L 2224/48091 (2013.01); H01L 2224/48227 (2013.01); H01L 2924/14 (2013.01); H01L 2924/1461 (2013.01); H01L 24/16 (2013.01); H01L 2224/05624 (2013.01); H01L 2224/05644 (2013.01); H01L 2224/05647 (2013.01); H01L 2224/05655 (2013.01); H01L 2224/05669 (2013.01); H01L 2224/94 (2013.01); H01L 2224/05572 (2013.01); H01L 2924/10253 (2013.01); H01L 2924/12041 (2013.01); H01L 2224/16225 (2013.01);
Abstract

An embodiment of the invention provides a chip package which includes: a semiconductor substrate having an upper surface and a lower surface; a device region or sensing region defined in the semiconductor substrate; a conducting pad located on the upper surface of the semiconductor substrate; at least two recesses extending from the upper surface towards the lower surface of the semiconductor substrate, wherein sidewalls and bottoms of the recesses together form a sidewall of the semiconductor substrate; a conducting layer electrically connected to the conducting pad and extending from the upper surface of the semiconductor substrate to the sidewall of the semiconductor substrate; and an insulating layer located between the conducting layer and the semiconductor substrate.


Find Patent Forward Citations

Huang, Yu-Lung. (2015). Chip package and method for forming the same (U.S. Patent No. 8952501). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/8952501

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…