The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 7344969 B1

PDF
Full Text
Expired
Date of Patent:
Mar. 18, 2008

Filed:

Apr. 28, 2003
Applicants:

Hock Chuan Tan, Singapore, SG;

Thiam Chye Lim, Singapore, SG;

Victor Cher Khng Tan, Singapore, SG;

Chee Peng Neo, Singapore, SG;

Michael Kian Shing Tan, Singapore, SG;

Beng Chye Chew, Singapore, SG;

Cheng Poh Pour, Singapore, SG;

Inventors:

Hock Chuan Tan, Singapore, SG;

Thiam Chye Lim, Singapore, SG;

Victor Cher Khng Tan, Singapore, SG;

Chee Peng Neo, Singapore, SG;

Michael Kian Shing Tan, Singapore, SG;

Beng Chye Chew, Singapore, SG;

Cheng Poh Pour, Singapore, SG;

Assignee:

Micron Technology, Inc., Boise, ID (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 23/48 (2006.01);
U.S. Cl.
CPC ...
Abstract

Semiconductor devices and stacked die assemblies, and methods of fabrication are provided. In various embodiments, the die assembly comprises a first die mounted on a substrate and a second die mounted on the first die. In one embodiment, the second die has a recessed edge along the perimeter of the bottom surface to provide clearance for a bonding element extending from bond pads on the first die to pads on the substrate, thus eliminating the need for a spacer between the two dies. In another embodiment, the second die is at least partially disposed within a recess in the upper surface of the first die. In another embodiment, an adhesive element is disposed within a recess in the bottom surface of the first die for attaching the first die to the substrate. In yet another embodiment, the first die is at least partially disposed within a recess within the bottom surface of the second die. The stacked die assemblies can be encapsulated to form semiconductor packages.


Find Patent Forward Citations

Loading…