The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
May. 16, 2000

Filed:

Feb. 13, 1998
Applicant:
Inventors:

Hiroo Masuda, Tokyo, JP;

Hisako Sato, Tokyo, JP;

Takahide Nakamura, Tokyo, JP;

Katsumi Tsuneno, Ohme-shi, Tokyo, JP;

Kimiko Aoyama, Ohme-shi, Tokyo, JP;

Takahide Ikeda, Tokorosawa-shi, Saitama, JP;

Nobuyoshi Natsuaki, Higashiyamato-shi, Tokyo, JP;

Shinichiro Mitani, Tokorozawa-shi, Saitama, JP;

Assignee:

Other;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H01L / ; H01L / ;
U.S. Cl.
CPC ...
438406 ; 438455 ; 438928 ; 257350 ;
Abstract

A method of fabricating a semiconductor device is provided wherein a first semiconductor substrate is prepared with a first insulating film formed over a first main surface of the first semiconductor substrate, s semiconductor film of n-type conductivity formed over the first insulating film, and a second insulating film formed over the semiconductor film so as to cover the first main surface. A second semiconductor substrate is also prepared with a third insulating film formed over the second semiconductor substrate. Next, the second insulating film and third insulating films are bonded together by thermal processing to join the first semiconductor substrate and the second semiconductor substrate. A portion of a second main surface of said first semiconductor substrate, opposite to said first main surface of the first semiconductor substrate is then removed to expose a portion of the first semiconductor substrate, thereby providing a semiconductor layer. A gate insulating film for an MISFET is formed over the semiconductor layer; a gate electrode for the MISFET is formed over the gate insulating film, and source and drain region for the MISFET are formed in the semiconductor layer. With this arrangement, the first insulating film serves as a gate insulating film for the MISFET, and the semiconductor film serves as a gate electrode for the MISFET.


Find Patent Forward Citations

Loading…