The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jul. 30, 2024

Filed:

May. 19, 2020
Applicant:

Taiwan Semiconductor Manufacturing Company Limited, Hsinchu, TW;

Inventors:

Chin-Lung Chung, Hsinchu, TW;

Shin-Yi Yang, New Taipei, TW;

Ming-Han Lee, Taipei, TW;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 23/522 (2006.01); H01L 21/768 (2006.01);
U.S. Cl.
CPC ...
H01L 23/5226 (2013.01); H01L 21/76805 (2013.01); H01L 21/76807 (2013.01); H01L 21/76841 (2013.01); H01L 21/76877 (2013.01);
Abstract

A hybrid via interconnect structure includes a first metal filling at least partially surrounded by a first barrier metal layer, a second metal filling at least partially surrounded by a second barrier metal layer, and a hybrid via formed between the first metal filling and the second metal filling. The hybrid via provides an electrical connection between the first metal filling and the second metal filling and is formed of a different material than the first metal filling, the second metal filling, the first barrier metal layer, and the second barrier metal layer. The hybrid via interconnect structure can be formed during the back end of line (BEOL) portion of an integrated circuit (IC) fabrication process to provide reduced interconnect resistance and improved ease of fabrication.


Find Patent Forward Citations

Loading…