Shanghai, China

Zhuoqiao Liang

This inventor holds 1 USPTO granted patent. Top assignees: Advanced Micro Devices Corporation, Ati Technologies Ulc. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Zhuoqiao Liang. Retrieved from https://idiyas.com/inventor/zhuoqiao-liang

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 1.0

ph-index = 1


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Zhuoqiao Liang: Inventor of an Efficient Hybrid-Graphics Pipeline.

Introduction

Zhuoqiao Liang is an inventor based in Shanghai, China, whose work includes a patent for coordinating graphics processing across multiple integrated circuits. His invention addresses how a computing system can reduce delays while rendering and presenting video frames.

Latest Patents

Liang is associated with 1 patent, titled “Efficient Hybrid-Graphics Pipeline.” The patent describes an apparatus and method for managing workload jobs across multiple integrated circuits located on separate semiconductor chips.

In the described system, two processing nodes work together to render and present video frames. To reduce latency, the first node can begin rendering the next frame after the second node generates results for the current frame. It performs a mocked presentation job that is visible to the operating system scheduler but sends no data to the display controller. The first node later sends the completed frame data to the display controller for presentation.

Career Highlights

Liang’s listed company affiliations include Advanced Micro Devices Corporation and ATI Technologies ULC. His patent reflects work on graphics-processing coordination and video-frame presentation.

Collaborations

Adeel Nasim Syed is identified as Liang’s coworker.

Conclusion

Zhuoqiao Liang’s patent focuses on reducing latency in hybrid graphics systems by coordinating processing and presentation tasks across separate semiconductor chips.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…